5秒后页面跳转
854S015CG-01LFT PDF预览

854S015CG-01LFT

更新时间: 2024-01-05 21:06:31
品牌 Logo 应用领域
艾迪悌 - IDT 驱动光电二极管逻辑集成电路
页数 文件大小 规格书
22页 329K
描述
Clock Driver, 854S Series, 5 True Output(s), 0 Inverted Output(s), PDSO24, 4.40 X 7.80 MM, 0.92 MM HEIGHT, ROHS COMPLIANT, MO-153, TSSOP-24

854S015CG-01LFT 技术参数

生命周期:Obsolete零件包装代码:TSSOP
包装说明:TSSOP,针数:24
Reach Compliance Code:unknownECCN代码:EAR99
HTS代码:8542.39.00.01风险等级:5.84
系列:854S输入调节:DIFFERENTIAL MUX
JESD-30 代码:R-PDSO-G24长度:7.8 mm
逻辑集成电路类型:CLOCK DRIVER功能数量:1
反相输出次数:端子数量:24
实输出次数:5最高工作温度:70 °C
最低工作温度:封装主体材料:PLASTIC/EPOXY
封装代码:TSSOP封装形状:RECTANGULAR
封装形式:SMALL OUTLINE, THIN PROFILE, SHRINK PITCH座面最大高度:1.2 mm
最大供电电压 (Vsup):2.625 V最小供电电压 (Vsup):2.375 V
标称供电电压 (Vsup):2.5 V表面贴装:YES
温度等级:COMMERCIAL端子形式:GULL WING
端子节距:0.65 mm端子位置:DUAL
宽度:4.4 mmBase Number Matches:1

854S015CG-01LFT 数据手册

 浏览型号854S015CG-01LFT的Datasheet PDF文件第1页浏览型号854S015CG-01LFT的Datasheet PDF文件第3页浏览型号854S015CG-01LFT的Datasheet PDF文件第4页浏览型号854S015CG-01LFT的Datasheet PDF文件第5页浏览型号854S015CG-01LFT的Datasheet PDF文件第6页浏览型号854S015CG-01LFT的Datasheet PDF文件第7页 
ICS854S015-01 Preliminary Data Sheet  
FEMTOCLOCK™ CRYSTAL-TO-LVDS FREQUENCY SYNTHESIZER w/FANOUT BUFFER  
TABLE 1. PIN DESCRIPTIONS  
Number  
Name  
Type  
Description  
1, 19  
VEE  
Power  
Input  
Negative supply pins.  
Clock select input. When HIGH, selects CLK, nCLK inputs.  
Pulldown When LOW, selects PCLK, nPCLK inputs.  
LVTTL / LVCMOS interface levels.  
Synchronizing clock enable. When LOW, clock outputs follow clock input.  
Pulldown When HIGH, Q outputs are forced low, nQ outputs are forced high.  
LVTTL / LVCMOS interface levels.  
2
3
CLK_SEL  
nCLK_EN  
Input  
4
5
PCLK  
nPCLK  
VCC  
Input  
Input  
Pulldown Non-inverting differential LVPECL clock input.  
Pullup/  
Inverting differential LVPECL clock input. VCC/2 default when left floating.  
Pulldown  
6, 12, 20  
Power  
Positive supply pins.  
Power supply pin. Tie to VCC for 2.5V operation with LVDS outputs. Tie to  
VCC for 2.5V or 3.3V operation with LVPECL outputs. Leave floating for  
3.3V LVDS operation.  
7
VCC_TAP  
Power  
8
9
CLK  
Input  
Input  
Pulldown Non-inverting differential clock input.  
Pullup/  
nCLK  
Inverting differential clock input.  
Pulldown  
Output select pin. When LOW, selects LVDS output levels.  
Pulldown When HIGH, selects LVPECL output levels. See Table 3.  
LVCMOS/LVTTL interface levels.  
10  
SEL_OUT  
Input  
11  
nc  
Unused  
Output  
Output  
Output  
Output  
Output  
No connect.  
13, 14  
15, 16  
17, 18  
21, 22  
23, 24  
nQ4, Q4  
nQ3, Q3  
nQ2, Q2  
nQ1, Q1  
nQ0, Q0  
Differential output pair. LVPECL or LVDS interface levels.  
Differential output pair. LVPECL or LVDS interface levels.  
Differential output pair. LVPECL or LVDS interface levels.  
Differential output pair. LVPECL or LVDS interface levels.  
Differential output pair. LVPECL or LVDS interface levels.  
NOTE: Pullup and Pulldown refer to internal input resistors. See Table 2, Pin Characteristics, for typical values.  
TABLE 2. PIN CHARACTERISTICS  
Symbol  
RPULLDOWN  
RVCC/2  
Parameter  
Test Conditions  
Minimum  
Typical  
75  
Maximum  
Units  
kΩ  
Input Pulldown Resistor  
Pullup/Pulldown Resistors  
50  
kΩ  
ICS854S015CG-01 REVISION A JULY 14, 2009  
2
©2009 Integrated Device Technology, Inc.  

与854S015CG-01LFT相关器件

型号 品牌 描述 获取价格 数据表
854S015CKI-01LF IDT Low Skew, 1-to-5, Differential-to-LVDS/LVPECL Fanout Buffer

获取价格

854S015CKI-01LFT IDT Low Skew, 1-to-5, Differential-to-LVDS/LVPECL Fanout Buffer

获取价格

854S01AKILF IDT 2:1 Differential-to-LVDS Multiplexer

获取价格

854S01AKILFT IDT 2:1 Differential-to-LVDS Multiplexer

获取价格

854S01I RENESAS 2:1 Differential-to-LVDS Multiplexer

获取价格

854S054I RENESAS 4:1 Differential-to-LVDS Clock Multiplexer

获取价格