Datasheet > 844002IAGILF

844002IAGILF

更新时间： 2024-11-04 19:57:03

品牌	Logo	应用领域
艾迪悌 - IDT		/
页数	文件大小	规格书
12页	221K
描述
PLL/Frequency Synthesis Circuit

阅读下载

中文翻译

获取价格

技术参数
数据手册

如果您发现信息不准确，欢迎纠错

844002IAGILF 技术参数

是否Rohs认证：	符合	生命周期：	Obsolete
包装说明：	,	Reach Compliance Code：	compliant
风险等级：	5.84	Base Number Matches：	1

844002IAGILF 数据手册

PRELIMINARY

ICS844002I

FEMTOCLOCKS™ CRYSTAL-TO-

LVDS FREQUENCY SYNTHESIZER

Integrated

Circuit

Systems, Inc.

GENERAL DESCRIPTION

FEATURES

The ICS844002I is a 2 output LVDS Synthesizer • Two LVDS outputs

optimized to generate Fibre Channel reference

ICS

• Selectable crystal oscillator interface

or LVCMOS/LVTTL single-ended input

HiPerClockS™

clock frequencies and is a member of the

HiPerClocks^TMfamily of high performance clock

solutions from ICS. Using a 26.5625MHz 18pF

• Supports the following output frequencies: 212.5MHz,

187.5MHz, 159.375MHz, 106.25MHz and 53.125MHz

parallel resonant crystal, the following frequencies can be

generated based on the 2 frequency select pins (F_SEL[1:0]):

212.5MHz, 187.5MHz, 159.375MHz, 106.25MHz and

53.125MHz. The ICS844002I uses ICS’ 3^rdgeneration

low phase noise VCO technology and can achieve <1ps

typical rms phase jitter, easily meeting Fibre Channel jitter

requirements. The ICS844002I is packaged in a small 20-pin

TSSOP package.

• VCO range: 560MHz - 680MHz

• RMS phase jitter @ 212.5MHz, using a 26.5625MHz crystal

(637kHz - 10MHz): 0.65ps (typical)

• Full 3.3V or 2.5V supply modes

• -40°C to 85°C ambient operating temperature

• Available in both standard and lead-free RoHS compliant

packages

PIN ASSIGNMENT

FREQUENCY SELECT FUNCTION TABLE

V^DDO

Inputs

nQ1

GND

V^DD

nXTAL_SEL

REF_CLK

XTAL_IN

XTAL_OUT

F_SEL1

Output

Frequency

(MHz)

Input

M Divider N Divider M/N Divider

Frequency F_SEL1 F_SEL0

(MHz)

nQ0

nPLL_SEL

V^DDA

F_SEL0

V^DD

Value

26.5625

23.4375

212.5

159.375

106.25

53.125

187.5

ICS844002I

20-Lead TSSOP

6.5mm x 4.4mm x 0.92mm

package body

G Package

Top View

BLOCK DIAGRAM

Pulldown

F_SEL[1:0]

Pulldown

nPLL_SEL

F_SEL[1:0]

0 0 ÷3

nQ0

Pulldown

REF_CLK

0 1 ÷4

26.5625MHz

XTAL_IN

1 0 ÷6

VCO

637.5MHz

(w/26.5625MHz

Reference)

1 1 ÷12

Phase

Detector

OSC

nQ1

XTAL_OUT

Pulldown

nXTAL_SEL

M = 24 (fixed)

Pulldown

The Preliminary Information presented herein represents a product in prototyping or pre-production.The noted characteristics are based on initial

product characterization. Integrated Circuit Systems, Incorporated (ICS) reserves the right to change any circuitry or specifications without notice.

844002AGI

www.icst.com/products/hiperclocks.html

REV.A JANUARY 16, 2006

12 3 4 5 6 7...12

中文翻译

下载PDF

与844002IAGILF相关器件

型号	品牌	获取价格	描述	数据表
844003	IDT	获取价格	FemtoClock Crystal-to-3.3V LVDS Frequency Synthesizer
844003AGILF	IDT	获取价格	PLL/Frequency Synthesis Circuit
844003AGIT	IDT	获取价格	PLL/Frequency Synthesis Circuit
844003AGITLF	IDT	获取价格	PLL/Frequency Synthesis Circuit
844003AGLF	IDT	获取价格	FemtoClock Crystal-to-3.3V LVDS Frequency Synthesizer
844003AGLFT	IDT	获取价格	FemtoClock Crystal-to-3.3V LVDS Frequency Synthesizer
844003AKI-02	IDT	获取价格	Clock Generator, 700MHz, 5 X 5 MM, 0.75 MM HEIGHT, MO-220, VFQFN-32
844003AKI-02LF	IDT	获取价格	Clock Generator, 700MHz, 5 X 5 MM, 0.75 MM HEIGHT, MO-220, ROHS COMPLIANT, VFQFN-32
844003AKI-02LFT	IDT	获取价格	Clock Generator, 700MHz, 5 X 5 MM, 0.75 MM HEIGHT, MO-220, ROHS COMPLIANT, VFQFN-32
844003AKI-02T	IDT	获取价格	Clock Generator, 700MHz, 5 X 5 MM, 0.75 MM HEIGHT, MO-220, VFQFN-32

与844002IAGILF相关文章

英伟达新AI芯片Rubin或提前半年亮相
2024-11-05

13
苹果iPhone 17将全系采用三星/LG显示LTPO OLED面板
2024-11-05

7
三星深化印度制造布局，供应链本地化进程加速
2024-10-29

33
芯擎科技“星辰一号”自动驾驶芯片点亮成功，2025年量产在即
2024-10-29

30

产品中心

服务支持

精选活动

关于我们

帮助中心

844002IAGILF

844002IAGILF 技术参数

844002IAGILF 数据手册

与844002IAGILF相关器件

与844002IAGILF相关文章

您还可以找

产品中心

服务支持

精选活动

关于我们

帮助中心

844002IAGILF

844002IAGILF 技术参数

844002IAGILF 数据手册

与844002IAGILF相关器件

与844002IAGILF相关文章

您还可以找

您在本页遇到什么问题？