5秒后页面跳转
74VHC4040 PDF预览

74VHC4040

更新时间: 2024-11-05 22:56:23
品牌 Logo 应用领域
飞兆/仙童 - FAIRCHILD 计数器
页数 文件大小 规格书
7页 70K
描述
12-Stage Binary Counter

74VHC4040 数据手册

 浏览型号74VHC4040的Datasheet PDF文件第2页浏览型号74VHC4040的Datasheet PDF文件第3页浏览型号74VHC4040的Datasheet PDF文件第4页浏览型号74VHC4040的Datasheet PDF文件第5页浏览型号74VHC4040的Datasheet PDF文件第6页浏览型号74VHC4040的Datasheet PDF文件第7页 
August 1993  
Revised April 1999  
74VHC4040  
12-Stage Binary Counter  
backup. This circuit prevents device destruction due to mis-  
matched supply and input voltages.  
General Description  
The VHC4040 is an advanced high-speed CMOS device  
fabricated with silicon gate CMOS technology. It achieves  
the high-speed operation similar to equivalent Bipolar  
Schottky TTL while maintaining the CMOS low power dissi-  
pation. The VHC4040 is a 12-stage counter which incre-  
ments on the negative edge of the input clock and all  
outputs are reset to a low level by applying a logical high  
on the reset input. An input protection circuit insures that  
0V to 7V can be applied to the inputs without regard to the  
supply voltage. This device can be used to interface 5V to  
3V systems and two supply systems such as battery  
Features  
High speed; fMAX = 210 MHz at VCC = 5V  
Low power dissipation: ICC = 4 µA (max) at TA = 25°C  
High noise immunity: VNIH =VNIL = 28% VCC (min)  
Power down protection is provided on all inputs  
Wide operating voltage range: VCC (opr) = 2V 5.5V  
Low noise: VOLP = 0.8V (max)  
Pin and function compatible with 74HC4040  
Ordering Code:  
Order Number Package Number  
Package Description  
74VHC4040M  
74VHC4040MTC  
74VHC4040N  
M16A  
MTC16  
N16E  
16-Lead Small Outline Integrated Circuit (SOIC), JEDEC MS-012, 0.150” Narrow  
16-Lead Thin Shrink Small Outline Package (TSSOP), JEDEC MO-153, 4.4mm Wide  
16-Lead Plastic Dual-In-Line Package (PDIP), JEDEC MS-001, 0.300” Wide  
Surface mount packages are also available on Tape and Reel. Specify by appending the suffix letter “X” to the ordering code.  
Connection Diagram  
Pin Descriptions  
Pin Names  
Description  
Q0–Q11  
CP  
Flip-Flop Outputs  
Negative Edged Triggered Clock  
Master Reset  
MR  
© 1999 Fairchild Semiconductor Corporation  
DS011641.prf  
www.fairchildsemi.com  

与74VHC4040相关器件

型号 品牌 获取价格 描述 数据表
74VHC4040_07 FAIRCHILD

获取价格

12-Stage Binary Counter
74VHC4040CW FAIRCHILD

获取价格

Binary Counter, AHC/VHC Series, Asynchronous, Negative Edge Triggered, 12-Bit, Up Directio
74VHC4040FT TOSHIBA

获取价格

12-Stage Binary Counter, TSSOP16B
74VHC4040M FAIRCHILD

获取价格

12-Stage Binary Counter
74VHC4040M_NL FAIRCHILD

获取价格

Binary Counter, F/FAST Series, Asynchronous, Negative Edge Triggered, 12-Bit, Up Direction
74VHC4040MSC TI

获取价格

AHC/VHC SERIES, ASYN NEGATIVE EDGE TRIGGERED 12-BIT UP BINARY COUNTER, PDSO16, EIAJ TYPE1,
74VHC4040MSCX ETC

获取价格

Asynchronous Up Counter
74VHC4040MTC FAIRCHILD

获取价格

12-Stage Binary Counter
74VHC4040MTC TI

获取价格

IC,COUNTER,UP,12-BIT BINARY,AHC/VHC-CMOS,TSSOP,16PIN,PLASTIC
74VHC4040MTCX FAIRCHILD

获取价格

Asynchronous Up Counter