5秒后页面跳转
74VHC05M PDF预览

74VHC05M

更新时间: 2024-09-27 22:56:23
品牌 Logo 应用领域
意法半导体 - STMICROELECTRONICS /
页数 文件大小 规格书
7页 56K
描述
HEX INVERTER OPEN DRAIN

74VHC05M 技术参数

是否无铅: 含铅是否Rohs认证: 不符合
生命周期:Obsolete零件包装代码:SOIC
包装说明:SOP, SOP14,.25针数:14
Reach Compliance Code:not_compliantHTS代码:8542.39.00.01
风险等级:5.44系列:AHC/VHC
JESD-30 代码:R-PDSO-G14JESD-609代码:e0
长度:8.65 mm负载电容(CL):50 pF
逻辑集成电路类型:INVERTER最大I(ol):0.008 A
功能数量:6输入次数:1
端子数量:14最高工作温度:125 °C
最低工作温度:-55 °C输出特性:OPEN-DRAIN
封装主体材料:PLASTIC/EPOXY封装代码:SOP
封装等效代码:SOP14,.25封装形状:RECTANGULAR
封装形式:SMALL OUTLINE包装方法:TUBE
峰值回流温度(摄氏度):NOT SPECIFIED电源:2/5.5 V
Prop。Delay @ Nom-Sup:8.5 ns传播延迟(tpd):12 ns
认证状态:Not Qualified施密特触发器:NO
座面最大高度:1.75 mm子类别:Gates
最大供电电压 (Vsup):5.5 V最小供电电压 (Vsup):2 V
标称供电电压 (Vsup):3.3 V表面贴装:YES
技术:CMOS温度等级:MILITARY
端子面层:Tin/Lead (Sn/Pb)端子形式:GULL WING
端子节距:1.27 mm端子位置:DUAL
处于峰值回流温度下的最长时间:NOT SPECIFIED宽度:3.9 mm
Base Number Matches:1

74VHC05M 数据手册

 浏览型号74VHC05M的Datasheet PDF文件第2页浏览型号74VHC05M的Datasheet PDF文件第3页浏览型号74VHC05M的Datasheet PDF文件第4页浏览型号74VHC05M的Datasheet PDF文件第5页浏览型号74VHC05M的Datasheet PDF文件第6页浏览型号74VHC05M的Datasheet PDF文件第7页 
74VHC05  
HEX INVERTER (OPEN DRAIN)  
HIGH SPEED:tPD =3.8ns (TYP.) atVCC = 5V  
LOW POWER DISSIPATION:  
ICC =2 µA (MAX.) at TA =25 oC  
HIGH NOISEIMMUNITY:  
VNIH = VNIL =28% VCC (MIN.)  
M
T
POWERDOWN PROTECTIONON INPUTS  
OPERATING VOLTAGERANGE:  
VCC (OPR)= 2V to 5.5V  
PIN AND FUNCTION COMPATIBLEWITH  
74 SERIES05  
(Micro Package)  
(TSSOPPackage)  
ORDER CODES :  
74VHC05M  
74VHC05T  
immunity and stable output.  
IMPROVED LATCH-UP IMMUNITY  
LOWNOISE:VOLP = 0.8V(Max.)  
Power down protection is provided on all inputs  
and 0 to 7V can be accepted on inputs with no  
regard to the supply voltage. This device can be  
used to interface5V to 3V.  
All inputs and outputs are equipped with  
protection circuits against static discharge, giving  
them 2kV ESD immunity and transient excess  
voltage.  
DESCRIPTION  
The 74VHC05 is an advanced high-speed CMOS  
OPEN DRAIN HEX INVERTER fabricated with  
sub-micron silicon gate and double-layer metal  
wiring C2MOS technology.  
The internal circuit is composed of 3 stages  
including buffer output, which provides high noise  
PIN CONNECTION AND IEC LOGIC SYMBOLS  
1/7  
June 1999  

与74VHC05M相关器件

型号 品牌 获取价格 描述 数据表
74VHC05MTR STMICROELECTRONICS

获取价格

HEX INVERTER (OPEN DRAIN)
74VHC05T STMICROELECTRONICS

获取价格

HEX INVERTER OPEN DRAIN
74VHC05TTR STMICROELECTRONICS

获取价格

HEX INVERTER (OPEN DRAIN)
74VHC08 STMICROELECTRONICS

获取价格

QUAD 2-INPUT AND GATE
74VHC08 FAIRCHILD

获取价格

Quad 2-Input AND Gate
74VHC08 NEXPERIA

获取价格

Quad 2-input AND gate
74VHC08_04 STMICROELECTRONICS

获取价格

QUAD 2-INPUT AND GATE
74VHC08_07 FAIRCHILD

获取价格

Quad 2-Input AND Gate
74VHC08BQ NEXPERIA

获取价格

Quad 2-input AND gate
74VHC08BQ-Q100 NEXPERIA

获取价格

Quad 2-input AND gate