5秒后页面跳转
74VCX16373 PDF预览

74VCX16373

更新时间: 2024-11-08 22:34:43
品牌 Logo 应用领域
飞兆/仙童 - FAIRCHILD 锁存器
页数 文件大小 规格书
10页 127K
描述
Low Voltage 16-Bit Transparent Latch with 3.6V Tolerant Inputs and Outputs

74VCX16373 数据手册

 浏览型号74VCX16373的Datasheet PDF文件第2页浏览型号74VCX16373的Datasheet PDF文件第3页浏览型号74VCX16373的Datasheet PDF文件第4页浏览型号74VCX16373的Datasheet PDF文件第5页浏览型号74VCX16373的Datasheet PDF文件第6页浏览型号74VCX16373的Datasheet PDF文件第7页 
October 1997  
Revised June 2005  
74VCX16373  
Low Voltage 16-Bit Transparent Latch  
with 3.6V Tolerant Inputs and Outputs  
General Description  
Features  
1.2V to 3.6V VCC supply operation  
The VCX16373 contains sixteen non-inverting latches with  
3-STATE outputs and is intended for bus oriented applica-  
tions. The device is byte controlled. The flip-flops appear to  
be transparent to the data when the Latch Enable (LE) is  
HIGH. When LE is LOW, the data that meets the setup time  
is latched. Data appears on the bus when the Output  
Enable (OE) is LOW. When OE is HIGH, the outputs are in  
a high impedance state.  
3.6V tolerant inputs and outputs  
tPD (In to On)  
3.0 ns max for 3.0V to 3.6V VCC  
Power-off high impedance inputs and outputs  
Support live insertion and withdrawal (Note 1)  
Static Drive (IOH/IOL  
)
The 74VCX16373 is designed for low voltage (1.2V to  
3.6V) VCC applications with I/O compatibility up to 3.6V.  
24 mA @ 3.0V VCC  
The 74VCX16373 is fabricated with an advanced CMOS  
technology to achieve high speed operation while maintain-  
ing low CMOS power dissipation.  
Uses patented noise/EMI reduction circuitry  
Latch-up performance exceeds 300 mA  
ESD performance:  
Human body model 2000V  
Machine model 200V  
Also packaged in plastic Fine-Pitch Ball Grid Array  
(FBGA) (Preliminary)  
Note 1: To ensure the high-impedance state during power up or power  
down, OE should be tied to V  
through a pull-up resistor; the minimum  
CC  
value of the resistor is determined by the current-sourcing capability of the  
driver.  
Ordering Code:  
Order Number  
Package Number  
Package Description  
74VCX16373G  
(Note 2)(Note 3)  
BGA54A  
(Preliminary)  
54-Ball Fine-Pitch Ball Grid Array (FBGA), JEDEC MO-205, 5.5mm Wide  
74VCX16373MTD  
(Note 3)  
48-Lead Thin Shrink Small Outline Package (TSSOP), JEDEC MO-153, 6.1mm Wide  
MTD48  
Note 2: Ordering Code “G” indicates Trays.  
Note 3: Devices also available in Tape and Reel. Specify by appending suffix letter “X” to the ordering code.  
Logic Symbol  
© 2005 Fairchild Semiconductor Corporation  
DS500065  
www.fairchildsemi.com  

与74VCX16373相关器件

型号 品牌 获取价格 描述 数据表
74VCX16373/D ETC

获取价格

Low-Voltage 1.8/2.5/3.3V 16-Bit Transparent Latch
74VCX16373_06 ONSEMI

获取价格

Low−Voltage 1.8/2.5/3.3V 16−Bit Transparent Latch
74VCX16373DT ONSEMI

获取价格

Low−Voltage 1.8/2.5/3.3V 16−Bit Transparent Latch
74VCX16373DTR ONSEMI

获取价格

Low−Voltage 1.8/2.5/3.3V 16−Bit Transparent Latch
74VCX16373G ONSEMI

获取价格

暂无描述
74VCX16373GX ETC

获取价格

8-Bit D-Type Latch
74VCX16373MTD FAIRCHILD

获取价格

Low Voltage 16-Bit Transparent Latch with 3.6V Tolerant Inputs and Outputs
74VCX16373MTD ONSEMI

获取价格

低电压 1.8/2.5/3.3 V 16 位透明锁存
74VCX16373MTDX ETC

获取价格

8-Bit D-Type Latch
74VCX16373MTDX ONSEMI

获取价格

低电压 1.8/2.5/3.3 V 16 位透明锁存