5秒后页面跳转
捷配首页

Datasheet > 逻辑 > 总线驱动器/收发器> 74VCX16373DT
74VCX16373DT PDF预览

74VCX16373DT

更新时间： 2024-09-14 04:47:59
品牌 Logo 应用领域
安森美 - ONSEMI 总线驱动器总线收发器锁存器逻辑集成电路光电二极管
页数 文件大小 规格书
10页 235K
描述
Low−Voltage 1.8/2.5/3.3V 16−Bit Transparent Latch

阅读下载

中文翻译

获取价格

74VCX16373DT 技术参数

是否无铅： 含铅是否Rohs认证： 不符合
生命周期：Obsolete零件包装代码：TSSOP
包装说明：LEAD FREE, TSSOP-48针数：48
Reach Compliance Code：not_compliantHTS代码：8542.39.00.01
风险等级：5.1Is Samacsys：N
系列：ALVC/VCX/AJESD-30 代码：R-PDSO-G48
JESD-609代码：e0长度：12.5 mm
负载电容（CL）：30 pF逻辑集成电路类型：BUS DRIVER
最大I（ol）：0.024 A湿度敏感等级：1
位数：8功能数量：2
端口数量：2端子数量：48
最高工作温度：85 °C最低工作温度：-40 °C
输出特性：3-STATE输出极性：TRUE
封装主体材料：PLASTIC/EPOXY封装代码：TSSOP
封装等效代码：TSSOP48,.3,20封装形状：RECTANGULAR
封装形式：SMALL OUTLINE, THIN PROFILE, SHRINK PITCH包装方法：RAIL
峰值回流温度（摄氏度）：NOT SPECIFIED电源：3.3 V
Prop。Delay @ Nom-Sup：3 ns传播延迟（tpd）：7.8 ns
认证状态：Not Qualified座面最大高度：1.1 mm
子类别：FF/Latches最大供电电压 (Vsup)：3.6 V
最小供电电压 (Vsup)：1.65 V标称供电电压 (Vsup)：3.3 V
表面贴装：YES技术：CMOS
温度等级：INDUSTRIAL端子面层：Tin/Lead (Sn/Pb)
端子形式：GULL WING端子节距：0.5 mm
端子位置：DUAL处于峰值回流温度下的最长时间：NOT SPECIFIED
宽度：6.1 mmBase Number Matches：1

74VCX16373DT 数据手册

 浏览型号74VCX16373DT的Datasheet PDF文件第2页浏览型号74VCX16373DT的Datasheet PDF文件第3页浏览型号74VCX16373DT的Datasheet PDF文件第4页浏览型号74VCX16373DT的Datasheet PDF文件第5页浏览型号74VCX16373DT的Datasheet PDF文件第6页浏览型号74VCX16373DT的Datasheet PDF文件第7页 
74VCX16373  
Low−Voltage 1.8/2.5/3.3V  
16−Bit Transparent Latch  
With 3.6 V−Tolerant Inputs and Outputs  
(3−State, Non−Inverting)  
http://onsemi.com  
The 74VCX16373 is an advanced performance, non−inverting  
16−bit transparent latch. It is designed for very high−speed, very  
low−power operation in 1.8 V, 2.5 V or 3.3 V systems. The  
VCX16373 is byte controlled, with each byte functioning identically,  
but independently. Each byte has separate Output Enable and Latch  
Enable inputs. These control pins can be tied together for full 16−bit  
operation.  
When operating at 2.5 V (or 1.8 V) the part is designed to tolerate  
voltages it may encounter on either inputs or outputs when interfacing  
to 3.3 V busses. It is guaranteed to be overvoltage tolerant to 3.6 V.  
The 74VCX16373 contains 16 D−type latches with 3−state  
3.6 V−tolerant outputs. When the Latch Enable (LEn) inputs are  
HIGH, data on the Dn inputs enters the latches. In this condition, the  
latches are transparent, (a latch output will change state each time its  
D input changes). When LE is LOW, the latch stores the information  
that was present on the D inputs a setup time preceding the  
HIGH−to−LOW transition of LE. The 3−state outputs are controlled  
by the Output Enable (OEn) inputs. When OE is LOW, the outputs are  
enabled. When OE is HIGH, the standard outputs are in the high  
impedance state, but this does not interfere with new data entering into  
the latches.  
MARKING DIAGRAM  
48  
48  
VCX16373  
AWLYYWW  
1
TSSOP−48  
DT SUFFIX  
CASE 1201  
1
A
= Assembly Location  
= Wafer Lot  
WL  
YY  
WW  
= Year  
= Work Week  
PIN NAMES  
Pins  
Function  
OEn  
LEn  
D0−D15  
O0−O15  
Output Enable Inputs  
Latch Enable Inputs  
Inputs  
Features  
Outputs  
• Designed for Low Voltage Operation: V = 1.65 V − 3.6 V  
CC  
• 3.6 V Tolerant Inputs and Outputs  
• High Speed Operation:3.0 ns max for 3.0 V to 3.6 V  
ORDERING INFORMATION  
3.9 ns max for 2.3 V to 2.7 V  
†
Device  
Package  
Shipping  
39 / Rail  
6.8 ns max for 1.65 V to 1.95 V  
74VCX16373DT  
TSSOP  
• Static Drive:  
±24 mA Drive at 3.0 V  
±18 mA Drive at 2.3 V  
±6 mA Drive at 1.65 V  
(Pb−Free)  
74VCX16373DTR  
TSSOP  
2500 / Reel  
(Pb−Free)  
• Supports Live Insertion and Withdrawal  
• I Specification Guarantees High Impedance When V = 0 V  
†For information on tape and reel specifications,  
including part orientation and tape sizes, please  
refer to our Tape and Reel Packaging Specification  
Brochure, BRD8011/D.  
OFF  
CC  
• Near Zero Static Supply Current in All Three Logic States (20 mA)  
Substantially Reduces System Power Requirements  
• Latchup Performance Exceeds ±250 mA @ 125°C  
• ESD Performance: Human Body Model >2000 V;  
Machine Model >200 V  
• All Devices in Package TSSOP are Inherently Pb−Free*  
*For additional information on our Pb−Free strategy and soldering details, please  
download the ON Semiconductor Soldering and Mounting Techniques  
Reference Manual, SOLDERRM/D.  
©
Semiconductor Components Industries, LLC, 2006  
1
Publication Order Number:  
June, 2006 − Rev. 6  
74VCX16373/D  
1234567...10

中文翻译

下载PDF

与74VCX16373DT相关器件

型号 品牌 获取价格 描述 数据表
74VCX16373DTR ONSEMI

获取价格

 		Low−Voltage 1.8/2.5/3.3V 16−Bit Transparent Latch
74VCX16373G ONSEMI

获取价格

 		暂无描述
74VCX16373GX ETC

获取价格

 		8-Bit D-Type Latch
74VCX16373MTD FAIRCHILD

获取价格

 		Low Voltage 16-Bit Transparent Latch with 3.6V Tolerant Inputs and Outputs
74VCX16373MTD ONSEMI

获取价格

 		低电压 1.8/2.5/3.3 V 16 位透明锁存
74VCX16373MTDX ETC

获取价格

 		8-Bit D-Type Latch
74VCX16373MTDX ONSEMI

获取价格

 		低电压 1.8/2.5/3.3 V 16 位透明锁存
74VCX16373T ETC

获取价格

 		8-Bit D-Type Latch
74VCX16373TTR STMICROELECTRONICS

获取价格

 		ALVC/VCX/A SERIES, DUAL 8-BIT DRIVER, TRUE OUTPUT, PDSO48, TSSOP-48
74VCX16374 FAIRCHILD

获取价格

 		Low Voltage 16-Bit D-Type Flip-Flop with 3.6V Tolerant Inputs and Outputs

与74VCX16373DT相关文章

您还可以找


热门产品
PCB打样/小批量
铝基板
BOM智能配单
PCBA制造
钣金
精密CNC
模具注塑
薄膜开关
精选活动
PCBA打样特惠
四六层板品质升级
铝基板品质升级
一体化电子制造
DFM下载
服务支持
企业认证
产品展示
工厂展示
工艺能力
积分商城
关于捷配
捷配简介
企业文化
公司动态
人才招聘
联系我们
帮助中心
下单流程
付款流程
开票流程
常见问题
全球PCB制造服务专线 400-613-0088

工作时间：9:00-21:00

CEO邮箱：ceo@jiepei.com

投诉邮箱：tousu@jiepei.com

捷配网-微信公众号 微信公众号
捷配网-微信公众号 抖音公众号
资质认证：
合作快递：
支付方式：
Copyright © 2024 Jiepei.com Inc. All Rights Reserved. 版权所有:杭州捷配信息科技有限公司 浙公网安备 33010502006866号 浙ICP备10014259号-119 营业执照ICP证