Datasheet > 逻辑 > 总线驱动器/收发器> 74VCX164245MTD_NL

74VCX164245MTD_NL

更新时间： 2024-11-05 13:02:43

品牌	Logo	应用领域
飞兆/仙童 - FAIRCHILD		/
页数	文件大小	规格书
9页	102K
描述
Bus Transceiver, ALVC/VCX/A Series, 2-Func, 8-Bit, True Output, CMOS, PDSO48, 6.10 MM, MO-153ED, TSSOP-48

阅读下载

中文翻译

获取价格

技术参数
数据手册

如果您发现信息不准确，欢迎纠错

74VCX164245MTD_NL 技术参数

是否Rohs认证：	符合	生命周期：	Obsolete
零件包装代码：	TSSOP	包装说明：	6.10 MM, MO-153ED, TSSOP-48
针数：	48	Reach Compliance Code：	compliant
风险等级：	5.22	其他特性：	1.65V TO 2.7V SUPPLY FOR PORT A; 2.3V TO 3.6V SUPPLY FOR PORT B
控制类型：	COMMON CONTROL	计数方向：	BIDIRECTIONAL
系列：	ALVC/VCX/A	JESD-30 代码：	R-PDSO-G48
JESD-609代码：	e3	长度：	12.5 mm
负载电容（CL）：	30 pF	逻辑集成电路类型：	BUS TRANSCEIVER
最大I（ol）：	0.018 A	湿度敏感等级：	2
位数：	8	功能数量：	2
端口数量：	2	端子数量：	48
最高工作温度：	85 °C	最低工作温度：	-40 °C
输出特性：	3-STATE	输出极性：	TRUE
封装主体材料：	PLASTIC/EPOXY	封装代码：	TSSOP
封装等效代码：	TSSOP48,.3,20	封装形状：	RECTANGULAR
封装形式：	SMALL OUTLINE, THIN PROFILE, SHRINK PITCH	包装方法：	TAPE AND REEL
峰值回流温度（摄氏度）：	260	电源：	1.8/2.5,2.5/3.3 V
Prop。Delay @ Nom-Sup：	5.8 ns	传播延迟（tpd）：	6.2 ns
认证状态：	Not Qualified	座面最大高度：	1.2 mm
子类别：	Bus Driver/Transceivers	最大供电电压 (Vsup)：	2.7 V
最小供电电压 (Vsup)：	1.65 V	标称供电电压 (Vsup)：	1.8 V
表面贴装：	YES	技术：	CMOS
温度等级：	INDUSTRIAL	端子面层：	Matte Tin (Sn)
端子形式：	GULL WING	端子节距：	0.5 mm
端子位置：	DUAL	处于峰值回流温度下的最长时间：	NOT SPECIFIED
翻译：	1.8/2.5V &3.3V	宽度：	6.1 mm
Base Number Matches：	1

74VCX164245MTD_NL 数据手册

浏览型号74VCX164245MTD_NL的Datasheet PDF文件第2页

浏览型号74VCX164245MTD_NL的Datasheet PDF文件第3页

浏览型号74VCX164245MTD_NL的Datasheet PDF文件第4页

浏览型号74VCX164245MTD_NL的Datasheet PDF文件第5页

浏览型号74VCX164245MTD_NL的Datasheet PDF文件第6页

浏览型号74VCX164245MTD_NL的Datasheet PDF文件第7页

March 2000

Revised June 2005

74VCX164245

Low Voltage 16-Bit Dual Supply Translating Transceiver

with 3-STATE Outputs

General Description

Features

■ Bidirectional interface between busses ranging from

The VCX164245 is a dual supply, 16-bit translating trans-

ceiver that is designed for two way asynchronous commu-

nication between busses at different supply voltages by

providing true signal translation. The supply rails consist of

1.65V to 3.6V

■ Supports Live Insertion and Withdrawal (Note 1)

■ Static Drive (I_OH/I_OL

)

V_CCB, which is the higher potential rail operating at 2.3V to

24 mA @ 3.0V V_CC

18 mA @ 2.3V V_CC

6 mA @ 1.65V V_CC

3.6V and V_CCA, which is the lower potential rail operating at

1.65V to 2.7V. (V_CCAmust be less than or equal to V_CCB

for proper device operation.) This dual supply design

allows for translation from 1.8V to 2.5V busses to busses at

a higher potential, up to 3.3V.

■ Uses patented noise/EMI reduction circuitry

■ Functionally compatible with 74 series 16245

■ Latchup performance exceeds 300 mA

■ ESD performance:

The Transmit/Receive (T/R) input determines the direction

of data flow. Transmit (active-HIGH) enables data from A

Ports to B Ports. Receive (active-LOW) enables data from

B Ports to A Ports. The Output Enable (OE) input, when

HIGH, disables both A and B Ports by placing them in a

High-Z condition. The A Port interfaces with the lower volt-

Human Body Model 2000V

Machine model 200V

■ Also packaged in plastic Fine-Pitch Ball Grid Array

(FBGA)

age bus (1.8V

2.5V). The B Port interfaces with the

higher voltage bus (2.7V 3.3V). Also the VCX164245 is

designed so that the control pins (T/R_n, OE_n) are supplied

by V_CCB

Note 1: To ensure the high impedance state during power up or power

The 74VCX164245 is suitable for mixed voltage applica-

tions such as notebook computers using a 1.8V CPU and

3.3V peripheral components. It is fabricated with an

Advanced CMOS technology to achieve high speed opera-

tion while maintaining low CMOS power dissipation.

down, OE should be tied to V

through a pull up resistor. The minimum

CCB

value of the resistor is determined by the current sourcing capability of the

driver.

Ordering Code:

Order Number

Package Number

Package Description

74VCX164245G

(Note 2)(Note 3)

BGA54A

54-Ball Fine-Pitch Ball Grid Array (FBGA), JEDEC MO-205, 5.5mm Wide

74VCX164245MTD

(Note 3)

MTD48

48-Lead Thin Shrink Small Outline Package (TSSOP), JEDEC MO-153, 6.1mm Wide

Note 2: Ordering Code “G” indicates Trays.

Note 3: Device also available in Tape and Reel. Specify by appending suffix letter “X” to the ordering code.

Logic Diagram

DS500159

www.fairchildsemi.com

12 3 4 5 6 7...9

中文翻译

下载PDF

与74VCX164245MTD_NL相关器件

型号	品牌	获取价格	描述	数据表
74VCX164245MTDX	FAIRCHILD	获取价格	Bus Transceiver, ALVC/VCX/A Series, 2-Func, 8-Bit, True Output, CMOS, PDSO48, 6.10 MM, MO-
74VCX164245MTDX	ONSEMI	获取价格	带3态输出的低电压16位双通道电源转换收发器
74VCX16500	FAIRCHILD	获取价格	Low Voltage 18-Bit Universal Bus Transceivers with 3.6V Tolerant Inputs and Outputs
74VCX16500_04	FAIRCHILD	获取价格	Low Voltage 18-Bit Universal Bus Transceivers with 3.6V Tolerant Inputs and Outputs
74VCX16500MTD	FAIRCHILD	获取价格	Low Voltage 18-Bit Universal Bus Transceivers with 3.6V Tolerant Inputs and Outputs
74VCX16500MTDX	FAIRCHILD	获取价格	18-Bit Bus Transceiver
74VCX16501	FAIRCHILD	获取价格	Low Voltage 18-Bit Universal Bus Transceivers with 3.6V Tolerant Inputs and Outputs
74VCX16501_04	FAIRCHILD	获取价格	Low Voltage 18-Bit Universal Bus Transceivers with 3.6V Tolerant Inputs and Outputs
74VCX16501MTD	FAIRCHILD	获取价格	Low Voltage 18-Bit Universal Bus Transceivers with 3.6V Tolerant Inputs and Outputs
74VCX16501MTDX	FAIRCHILD	获取价格	18-Bit Bus Transceiver

与74VCX164245MTD_NL相关文章

英伟达新AI芯片Rubin或提前半年亮相
2024-11-05

14
苹果iPhone 17将全系采用三星/LG显示LTPO OLED面板
2024-11-05

12
三星深化印度制造布局，供应链本地化进程加速
2024-10-29

36
芯擎科技“星辰一号”自动驾驶芯片点亮成功，2025年量产在即
2024-10-29

31

产品中心

服务支持

精选活动

关于我们

帮助中心

74VCX164245MTD_NL

74VCX164245MTD_NL 技术参数

74VCX164245MTD_NL 数据手册

与74VCX164245MTD_NL相关器件

与74VCX164245MTD_NL相关文章

您还可以找

产品中心

服务支持

精选活动

关于我们

帮助中心

74VCX164245MTD_NL

74VCX164245MTD_NL 技术参数

74VCX164245MTD_NL 数据手册

与74VCX164245MTD_NL相关器件

与74VCX164245MTD_NL相关文章

您还可以找

您在本页遇到什么问题？