5秒后页面跳转
74LVTH16835MEAX PDF预览

74LVTH16835MEAX

更新时间: 2024-09-13 23:24:31
品牌 Logo 应用领域
其他 - ETC 驱动器逻辑集成电路光电二极管信息通信管理
页数 文件大小 规格书
7页 65K
描述
18-Bit Buffer/Driver

74LVTH16835MEAX 数据手册

 浏览型号74LVTH16835MEAX的Datasheet PDF文件第2页浏览型号74LVTH16835MEAX的Datasheet PDF文件第3页浏览型号74LVTH16835MEAX的Datasheet PDF文件第4页浏览型号74LVTH16835MEAX的Datasheet PDF文件第5页浏览型号74LVTH16835MEAX的Datasheet PDF文件第6页浏览型号74LVTH16835MEAX的Datasheet PDF文件第7页 
March 2001  
Revised March 2001  
74LVTH16835  
Low Voltage 18-Bit Universal Bus Driver  
with Bushold and 3-STATE Outputs  
General Description  
The LVTH16835 is an 18-bit universal bus driver that com-  
bines D-type latches and D-type flip-flops to allow data flow  
in transparent, latched and clocked modes.  
Features  
Input and output interface capability to systems at  
5V VCC  
Bushold data inputs eliminate the need for external  
Data flow is controlled by output-enable (OE), latch-enable  
(LE), and clock (CLK) inputs. The device operates in  
Transparent Mode when LE is held HIGH. The device  
operates in clocked mode when LE is LOW and CLK is tog-  
gled. Data transfers from the Inputs (An) to Outputs (Yn) on  
pull-up resistors to hold unused inputs  
Live insertion/extraction permitted  
Power up/down high impedance provides glitch-free bus  
loading  
Outputs source/sink 32 mA/+64 mA  
ESD Performance:  
a Positive Edge Transition of the Clock. When OE is LOW,  
the output data is enabled. When OE is HIGH the output  
port is in a high impedance state.  
Human-Body Model > 2000V  
Machine Model > 200V  
The LVTH16835 data inputs include bushold, eliminating  
the need for external pull-up resistors to hold unused  
inputs.  
Charged-Device Model > 1000V  
The bus driver is designed for low voltage (3.3V) VCC appli-  
cations, but with the capability to provide a TTL interface to  
a 5V environment. The LVTH16835 is fabricated with an  
advanced BiCMOS technology to achieve high speed oper-  
ation similar to 5V ABT while maintaining low power dissi-  
pation.  
Ordering Code:  
Order Number  
74LVTH16835MEA  
74LVTH16835MTD  
Package Number  
MS56A  
Package Description  
56-Lead Shrink Small Outline Package (SSOP), JEDEC MO-118, 0.300 Wide  
56-Lead Thin Shrink Small Outline Package (TSSOP), JEDEC MO-153, 6.1mm Wide  
MTD56  
Devices also available in Tape and Reel. Specify by appending the suffix letter “X” to the ordering code.  
© 2001 Fairchild Semiconductor Corporation  
DS500102  
www.fairchildsemi.com  

与74LVTH16835MEAX相关器件

型号 品牌 获取价格 描述 数据表
74LVTH16835MTD FAIRCHILD

获取价格

Low Voltage 18-Bit Universal Bus Driver with 3-STATE Outputs (Preliminary)
74LVTH16835MTDX ETC

获取价格

18-Bit Buffer/Driver
74LVTH16952 FAIRCHILD

获取价格

Low Voltage 16-Bit Registered Transceiver with 3-STATE Outputs
74LVTH16952DGGRE4 TI

获取价格

3.3-V ABT 16-BIT REGISTERED TRANSCEIVERS WITH 3-STATE OUTPUTS
74LVTH16952DGGRG4 TI

获取价格

LVT SERIES, DUAL 8-BIT REGISTERED TRANSCEIVER, TRUE OUTPUT, PDSO56, GREEN, PLASTIC, TSSOP-
74LVTH16952DLRG4 TI

获取价格

3.3-V ABT 16-BIT REGISTERED TRANSCEIVERS WITH 3-STATE OUTPUTS
74LVTH16952MEA FAIRCHILD

获取价格

Low Voltage 16-Bit Registered Transceiver with 3-STATE Outputs
74LVTH16952MEAX FAIRCHILD

获取价格

Low Voltage 16-Bit Registered Transceiver with 3-STATE Outputs
74LVTH16952MTD FAIRCHILD

获取价格

Low Voltage 16-Bit Registered Transceiver with 3-STATE Outputs
74LVTH16952MTDX FAIRCHILD

获取价格

Low Voltage 16-Bit Registered Transceiver with 3-STATE Outputs