5秒后页面跳转
74LVTH16952 PDF预览

74LVTH16952

更新时间: 2024-11-17 22:56:23
品牌 Logo 应用领域
飞兆/仙童 - FAIRCHILD /
页数 文件大小 规格书
8页 78K
描述
Low Voltage 16-Bit Registered Transceiver with 3-STATE Outputs

74LVTH16952 数据手册

 浏览型号74LVTH16952的Datasheet PDF文件第2页浏览型号74LVTH16952的Datasheet PDF文件第3页浏览型号74LVTH16952的Datasheet PDF文件第4页浏览型号74LVTH16952的Datasheet PDF文件第5页浏览型号74LVTH16952的Datasheet PDF文件第6页浏览型号74LVTH16952的Datasheet PDF文件第7页 
January 2000  
Revised October 2001  
74LVT16952 74LVTH16952  
Low Voltage 16-Bit Registered Transceiver  
with 3-STATE Outputs  
General Description  
Features  
Input and output interface capability to systems at  
The LVT16952 and LVTH16952 are 16-bit registered  
transceivers. Two 8-bit back to back registers store data  
flowing in both directions between two bidirectional buses.  
Separate clock, clock enable, and output enable signals  
are provided for each register.  
5V VCC  
Bushold data inputs eliminate the need for external  
pull-up resistors to hold unused inputs (74LVTH16952)  
Live insertion/extraction permitted  
The LVTH16952 data inputs include bushold, eliminating  
the need for external pull-up resistors to hold unused  
inputs.  
Power Up/Down high impedance provides glitch-free  
bus loading  
Outputs source/sink 32 mA/+64 mA  
Functionally compatible with the 74 series 16952  
Latch-up conforms to JEDEC JED78  
ESD performance:  
The registered transceiver is designed for low-voltage  
(3.3V) VCC applications, but with the capability to provide a  
TTL interface to a 5V environment.  
The LVT16952 and LVTH16952 are fabricated with an  
advanced BiCMOS technology to achieve high speed oper-  
ation similar to 5V ABT while maintaining low power dissi-  
pation.  
Human-body model > 2000V  
Machine model > 200V  
Charged-device model > 1000V  
Ordering Code:  
Order Number Package Number  
Package Description  
74LVT16952MEA  
(Preliminary)  
MS56A  
56-Lead Shrink Small Outline Package (SSOP), JEDEC MO-118, 0.300" Wide  
74LVT16952MTD  
(Preliminary)  
MTD56  
56-Lead Thin Shrink Small Outline Package (TSSOP), JEDEC MO-153, 6.1mm Wide  
74LVTH16952MEA  
74LVTH16952MTD  
MS56A  
MTD56  
56-Lead Shrink Small Outline Package (SSOP), JEDEC MO-118, 0.300" Wide  
56-Lead Thin Shrink Small Outline Package (TSSOP), JEDEC MO-153, 6.1mm Wide  
Devices also available in Tape and Reel. Specify by appending the suffix letter “X” to the ordering code.  
© 2001 Fairchild Semiconductor Corporation  
DS500103  
www.fairchildsemi.com  

与74LVTH16952相关器件

型号 品牌 获取价格 描述 数据表
74LVTH16952DGGRE4 TI

获取价格

3.3-V ABT 16-BIT REGISTERED TRANSCEIVERS WITH 3-STATE OUTPUTS
74LVTH16952DGGRG4 TI

获取价格

LVT SERIES, DUAL 8-BIT REGISTERED TRANSCEIVER, TRUE OUTPUT, PDSO56, GREEN, PLASTIC, TSSOP-
74LVTH16952DLRG4 TI

获取价格

3.3-V ABT 16-BIT REGISTERED TRANSCEIVERS WITH 3-STATE OUTPUTS
74LVTH16952MEA FAIRCHILD

获取价格

Low Voltage 16-Bit Registered Transceiver with 3-STATE Outputs
74LVTH16952MEAX FAIRCHILD

获取价格

Low Voltage 16-Bit Registered Transceiver with 3-STATE Outputs
74LVTH16952MTD FAIRCHILD

获取价格

Low Voltage 16-Bit Registered Transceiver with 3-STATE Outputs
74LVTH16952MTDX FAIRCHILD

获取价格

Low Voltage 16-Bit Registered Transceiver with 3-STATE Outputs
74LVTH16952MTDX_NL FAIRCHILD

获取价格

Registered Bus Transceiver, LVT Series, 2-Func, 8-Bit, True Output, BICMOS, PDSO56, 6.10 M
74LVTH182502APMG4 TI

获取价格

3.3-V ABT SCAN TEST DEVICES WITH 18-BIT UNIVERSAL BUS TRANSCEIVERS
74LVTH182502APMRG4 TI

获取价格

3.3-V ABT SCAN TEST DEVICES WITH 18-BIT UNIVERSAL BUS TRANSCEIVERS