5秒后页面跳转
捷配首页

Datasheet > 逻辑 > 总线驱动器/收发器> 74LVTH182502APMRG4
74LVTH182502APMRG4 PDF预览

74LVTH182502APMRG4

更新时间： 2024-11-18 04:06:35
品牌 Logo 应用领域
德州仪器 - TI 总线驱动器总线收发器触发器逻辑集成电路测试信息通信管理
页数 文件大小 规格书
40页 785K
描述
3.3-V ABT SCAN TEST DEVICES WITH 18-BIT UNIVERSAL BUS TRANSCEIVERS

阅读下载

中文翻译

获取价格

74LVTH182502APMRG4 技术参数

是否无铅： 不含铅是否Rohs认证： 符合
生命周期：Obsolete零件包装代码：QFP
包装说明：LFQFP, QFP64,.47SQ,20针数：64
Reach Compliance Code：unknownHTS代码：8542.39.00.01
风险等级：5.55其他特性：SUPPORTS IEEE STANDARD 1149.1-1990 BOUNDARY SCAN
控制类型：INDEPENDENT CONTROL计数方向：BIDIRECTIONAL
系列：LVTJESD-30 代码：S-PQFP-G64
JESD-609代码：e4长度：10 mm
逻辑集成电路类型：BOUNDARY SCAN REG BUS TRANSCEIVER最大I（ol）：0.064 A
湿度敏感等级：3位数：9
功能数量：2端口数量：2
端子数量：64最高工作温度：85 °C
最低工作温度：-40 °C输出特性：3-STATE WITH SERIES RESISTOR
输出极性：TRUE封装主体材料：PLASTIC/EPOXY
封装代码：LFQFP封装等效代码：QFP64,.47SQ,20
封装形状：SQUARE封装形式：FLATPACK, LOW PROFILE, FINE PITCH
包装方法：TAPE AND REEL峰值回流温度（摄氏度）：260
电源：3.3 VProp。Delay @ Nom-Sup：5.7 ns
传播延迟（tpd）：7.7 ns认证状态：Not Qualified
座面最大高度：1.6 mm子类别：Bus Driver/Transceivers
最大供电电压 (Vsup)：3.6 V最小供电电压 (Vsup)：2.7 V
标称供电电压 (Vsup)：3.3 V表面贴装：YES
技术：BICMOS温度等级：INDUSTRIAL
端子面层：Nickel/Palladium/Gold (Ni/Pd/Au)端子形式：GULL WING
端子节距：0.5 mm端子位置：QUAD
处于峰值回流温度下的最长时间：NOT SPECIFIED翻译：N/A
触发器类型：POSITIVE EDGE宽度：10 mm
Base Number Matches：1

74LVTH182502APMRG4 数据手册

 浏览型号74LVTH182502APMRG4的Datasheet PDF文件第2页浏览型号74LVTH182502APMRG4的Datasheet PDF文件第3页浏览型号74LVTH182502APMRG4的Datasheet PDF文件第4页浏览型号74LVTH182502APMRG4的Datasheet PDF文件第5页浏览型号74LVTH182502APMRG4的Datasheet PDF文件第6页浏览型号74LVTH182502APMRG4的Datasheet PDF文件第7页 
ꢀ
ꢁ
ꢂ
ꢃ
ꢄꢅ  
ꢆ
ꢇ
ꢈ
ꢉ
ꢂ
ꢊ
ꢋ
ꢌ
ꢍ
ꢀ
ꢁ
ꢂ
ꢃ
ꢄ
ꢅ
ꢆ
ꢇ
ꢈ
ꢉ
ꢋ
ꢂ
ꢊ
ꢋ
ꢌ
ꢍ
ꢀ
ꢁ
ꢎ
ꢃ
ꢄ
ꢅ
ꢆ
ꢇ
ꢈ
ꢉ
ꢂ
ꢏ ꢐꢏ ꢑꢅ ꢌꢒꢆ ꢀꢓ ꢌꢁ ꢆ ꢔꢀꢆ ꢕ ꢔꢅ ꢖ ꢓꢔ ꢀ  
ꢊ
ꢋ
ꢌ
ꢍ
ꢀ
ꢁ
ꢎ
ꢃ
ꢄ
ꢅ
ꢆ
ꢇ
ꢈ
ꢉ
ꢋ
ꢂ
ꢊ
ꢋ
ꢌ
ꢗ
ꢖ
ꢆ
ꢇ
ꢈ
ꢉ
ꢑ
ꢒ
ꢖ
ꢆ
ꢘ
ꢁ
ꢖ
ꢅ
ꢔ
ꢙ
ꢀ
ꢌ
ꢄ
ꢒ
ꢘ
ꢀ
ꢆ
ꢙ
ꢌ
ꢁ
ꢀ
ꢓ
ꢔ
ꢖ
ꢅ
ꢔ
ꢙ
ꢀ
SCBS668C − JULY 1996 − REVISED JUNE 2004  
D
D
D
Members of the Texas Instruments  
SCOPE Family of Testability Products  
Members of the Texas Instruments  
WidebusFamily  
State-of-the-Art 3.3-V ABT Design Supports  
Mixed-Mode Signal Operation (5-V Input  
D
Compatible With the IEEE Standard  
1149.1-1990 (JTAG) Test Access Port and  
Boundary-Scan Architecture  
D
SCOPE Instruction Set  
− IEEE Standard 1149.1-1990 Required  
Instructions and Optional CLAMP and  
HIGHZ  
and Output Voltages With 3.3-V V  
)
CC  
− Parallel-Signature Analysis at Inputs  
− Pseudorandom Pattern Generation From  
Outputs  
− Sample Inputs/Toggle Outputs  
− Binary Count From Outputs  
− Device Identification  
D
D
Support Unregulated Battery Operation  
Down to 2.7 V  
UBT (Universal Bus Transceiver)  
Combines D-Type Latches and D-Type  
Flip-Flops for Operation in Transparent,  
Latched, or Clocked Mode  
− Even-Parity Opcodes  
D
D
Bus Hold on Data Inputs Eliminates the  
Need for External Pullup Resistors  
D
Packaged in 64-Pin Plastic Thin Quad Flat  
(PM) Packages Using 0.5-mm  
Center-to-Center Spacings and 68-Pin  
Ceramic Quad Flat (HV) Packages Using  
25-mil Center-to-Center Spacings  
B-Port Outputs of ’LVTH182502A Devices  
Have Equivalent 25-Ω Series Resistors, So  
No External Resistors Are Required  
description  
The ’LVTH18502A and ’LVTH182502A scan test devices with 18-bit universal bus transceivers are members  
of the Texas Instruments SCOPEtestability integrated-circuit family. This family of devices supports IEEE  
Standard 1149.1-1990 boundary scan to facilitate testing of complex circuit-board assemblies. Scan access to  
the test circuitry is accomplished via the 4-wire test access port (TAP) interface.  
Additionally, these devices are designed specifically for low-voltage (3.3-V) V  
capability to provide a TTL interface to a 5-V system environment.  
operation, but with the  
CC  
In the normal mode, these devices are 18-bit universal bus transceivers, that combine with D-type latches and  
D-type flip-flops, they allow data to flow in the transparent, latched, or clocked modes. Another use is as two  
9-bit transceivers or one 18-bit transceiver. The test circuitry can be activated by the TAP to take snapshot  
samples of the data appearing at the device pins or to perform a self test on the boundary-test cells. Activating  
the TAP in the normal mode does not affect the functional operation of the SCOPE universal bus transceivers.  
Data flow in each direction is controlled by output-enable (OEAB and OEBA), latch-enable (LEAB and LEBA),  
and clock (CLKAB and CLKBA) inputs. For A-to-B data flow, the device operates in the transparent mode when  
LEAB is high. When LEAB is low, the A-bus data is latched while CLKAB is held at a static low or high logic level.  
Otherwise, if LEAB is low, A-bus data is stored on a low-to-high transition of CLKAB. When OEAB is low, the  
B outputs are active. When OEAB is high, the B outputs are in the high-impedance state. B-to-A data flow is  
similar to A-to-B data flow, but uses the OEBA, LEBA, and CLKBA inputs.  
In the test mode, the normal operation of the SCOPE universal bus transceivers is inhibited, and the test circuitry  
is enabled to observe and control the I/O boundary of the device. When enabled, the test circuitry performs  
boundary-scan test operations according to the protocol described in IEEE Standard 1149.1-1990.  
Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of  
Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.  
SCOPE, Widebus, and UBT are trademarks of Texas Instruments.  
Copyright 2004, Texas Instruments Incorporated  
ꢘ ꢁ ꢄꢔꢀꢀ ꢚ ꢆꢇ ꢔꢙꢗ ꢖꢀ ꢔ ꢁ ꢚꢆꢔꢕ ꢛꢜ ꢝꢞ ꢟꢠꢡ ꢢꢣꢤ ꢥꢛ ꢡꢠ ꢥꢛꢦ ꢝꢥꢞ ꢧꢙ ꢚ ꢕ ꢘ ꢓꢆ ꢖꢚ ꢁ  
ꢛ
ꢕ
ꢌ
ꢆ
ꢌ
ꢝ
ꢥ
ꢨ
ꢠ
ꢩ
ꢣ
ꢦ
ꢛ
ꢝ
ꢠ
ꢥ
ꢡ
ꢢ
ꢩ
ꢩ
ꢤ
ꢥ
ꢛ
ꢦ
ꢞ
ꢠ
ꢨ
ꢪ
ꢢ
ꢫ
ꢬ
ꢝ
ꢡ
ꢦ
ꢛ
ꢝ
ꢠ
ꢥ
ꢟ
ꢦ
ꢤ
ꢐ
ꢧ
ꢩ
ꢠ
ꢟ
ꢢ
ꢡ
ꢛ
ꢞ
ꢡ
ꢠ
ꢥ
ꢨ
ꢠ
ꢩ
ꢣ
ꢛ
ꢠ
ꢞ
ꢪ
ꢤ
ꢡ
ꢝ
ꢨ
ꢝ
ꢡ
ꢦ
ꢛ
ꢝ
ꢠ
ꢥ
ꢞ
ꢪ
ꢤ
ꢩ
ꢛ
ꢜ
ꢤ
ꢛ
ꢤ
ꢩ
ꢣ
ꢞ
ꢠ
ꢨ
ꢆ
ꢤ
ꢭ
ꢦ
ꢞ
ꢖ
ꢥ
ꢞ
ꢛ
ꢩ
ꢢ
ꢣ
ꢤ
ꢥ
ꢛ
ꢞ
ꢞ
ꢛ
ꢦ
ꢥ
ꢟ
ꢦ
ꢩ
ꢟ
ꢮ
ꢦ
ꢩ
ꢩ
ꢦ
ꢥ
ꢛ
ꢯ
ꢐ
ꢧ
ꢩ
ꢠ
ꢟ
ꢢ
ꢡ
ꢛ
ꢝ
ꢠ
ꢥ
ꢪꢦ ꢩ ꢦ ꢣ ꢤ ꢛ ꢤ ꢩ ꢞ ꢐ  
ꢪ
ꢩ
ꢠ
ꢡ
ꢤ
ꢞ
ꢞ
ꢝ
ꢥ
ꢰ
ꢟ
ꢠ
ꢤ
ꢞ
ꢥ
ꢠ
ꢛ
ꢥ
ꢤ
ꢡ
ꢤ
ꢞ
ꢞ
ꢦ
ꢩ
ꢝ
ꢬ
ꢯ
ꢝ
ꢥ
ꢡ
ꢬ
ꢢ
ꢟ
ꢤ
ꢛ
ꢤ
ꢞ
ꢛ
ꢝ
ꢥ
ꢰ
ꢠ
ꢨ
ꢦ
ꢬ
ꢬ
1
POST OFFICE BOX 655303 • DALLAS, TEXAS 75265  
1234567...40

中文翻译

下载PDF

74LVTH182502APMRG4 替代型号

型号 品牌 替代类型 描述 数据表
74LVTH182502APMG4 TI

完全替代

 3.3-V ABT SCAN TEST DEVICES WITH 18-BIT UNIVERSAL BUS TRANSCEIVERS
SN74LVTH182502APM TI

完全替代

 3.3-V ABT SCAN TEST DEVICES WITH 18-BIT UNIVERSAL BUS TRANSCEIVERS
SN74LVTH182502APMR TI

完全替代

 3.3-V ABT SCAN TEST DEVICES WITH 18-BIT UNIVERSAL BUS TRANSCEIVERS

与74LVTH182502APMRG4相关器件

型号 品牌 获取价格 描述 数据表
74LVTH182512DGGRE4 TI

获取价格

 		3.3-V ABT SCAN TEST DEVICES WITH 18-BIT UNIVERSAL BUS TRANSCEIVERS
74LVTH182512DGGRG4 TI

获取价格

 		3.3-V ABT SCAN TEST DEVICES WITH 18-BIT UNIVERSAL BUS TRANSCEIVERS
74LVTH182652APMG4 TI

获取价格

 		LVT SERIES, DUAL 9-BIT BOUNDARY SCAN REG TRANSCEIVER, TRUE OUTPUT, PQFP64, GREEN, PLASTIC,
74LVTH18502APMRG4 TI

获取价格

 		3.3-V ABT SCAN TEST DEVICES WITH 18-BIT UNIVERSAL BUS TRANSCEIVERS
74LVTH18512DGGRE4 TI

获取价格

 		3.3-V ABT SCAN TEST DEVICES WITH 18-BIT UNIVERSAL BUS TRANSCEIVERS
74LVTH18512DGGRG4 TI

获取价格

 		3.3-V ABT SCAN TEST DEVICES WITH 18-BIT UNIVERSAL BUS TRANSCEIVERS
74LVTH2240 FAIRCHILD

获取价格

 		Low Voltage Inverting Octal Buffer/Line Driver with 3-STATE Outputs
74LVTH2240MTC FAIRCHILD

获取价格

 		Low Voltage Inverting Octal Buffer/Line Driver with 3-STATE Outputs
74LVTH2240MTCX FAIRCHILD

获取价格

 		Low Voltage Inverting Octal Buffer/Line Driver with 3-STATE Outputs and 25OHM Series Resis
74LVTH2240SJ FAIRCHILD

获取价格

 		Low Voltage Inverting Octal Buffer/Line Driver with 3-STATE Outputs

与74LVTH182502APMRG4相关文章

您还可以找


热门产品
PCB打样/小批量
铝基板
BOM智能配单
PCBA制造
钣金
精密CNC
模具注塑
薄膜开关
精选活动
PCBA打样特惠
四六层板品质升级
铝基板品质升级
一体化电子制造
DFM下载
服务支持
企业认证
产品展示
工厂展示
工艺能力
积分商城
关于捷配
捷配简介
企业文化
公司动态
人才招聘
联系我们
帮助中心
下单流程
付款流程
开票流程
常见问题
全球PCB制造服务专线 400-613-0088

工作时间：9:00-21:00

CEO邮箱：ceo@jiepei.com

投诉邮箱：tousu@jiepei.com

捷配网-微信公众号 微信公众号
捷配网-微信公众号 抖音公众号
资质认证：
合作快递：
支付方式：
Copyright © 2024 Jiepei.com Inc. All Rights Reserved. 版权所有:杭州捷配信息科技有限公司 浙公网安备 33010502006866号 浙ICP备10014259号-119 营业执照ICP证