5秒后页面跳转
74LVT14D PDF预览

74LVT14D

更新时间: 2024-09-16 11:12:23
品牌 Logo 应用领域
安世 - NEXPERIA 信息通信管理光电二极管逻辑集成电路
页数 文件大小 规格书
13页 230K
描述
3.3 V hex inverter Schmitt triggerProduction

74LVT14D 技术参数

是否Rohs认证:符合生命周期:Active
包装说明:SOP-14Reach Compliance Code:compliant
ECCN代码:EAR99HTS代码:8542.39.00.01
风险等级:5.27Is Samacsys:N
系列:LVTJESD-30 代码:R-PDSO-G14
JESD-609代码:e4长度:8.65 mm
逻辑集成电路类型:INVERTER湿度敏感等级:1
功能数量:6输入次数:1
端子数量:14最高工作温度:85 °C
最低工作温度:-40 °C封装主体材料:PLASTIC/EPOXY
封装代码:SOP封装形状:RECTANGULAR
封装形式:SMALL OUTLINE峰值回流温度(摄氏度):260
最大电源电流(ICC):3 mA传播延迟(tpd):6.9 ns
认证状态:Not Qualified座面最大高度:1.75 mm
最大供电电压 (Vsup):3.6 V最小供电电压 (Vsup):2.7 V
标称供电电压 (Vsup):3.3 V表面贴装:YES
技术:BICMOS温度等级:INDUSTRIAL
端子面层:Nickel/Palladium/Gold (Ni/Pd/Au)端子形式:GULL WING
端子节距:1.27 mm端子位置:DUAL
处于峰值回流温度下的最长时间:30宽度:3.9 mm
Base Number Matches:1

74LVT14D 数据手册

 浏览型号74LVT14D的Datasheet PDF文件第2页浏览型号74LVT14D的Datasheet PDF文件第3页浏览型号74LVT14D的Datasheet PDF文件第4页浏览型号74LVT14D的Datasheet PDF文件第5页浏览型号74LVT14D的Datasheet PDF文件第6页浏览型号74LVT14D的Datasheet PDF文件第7页 
74LVT14  
3.3 V hex inverter Schmitt trigger  
Rev. 4 — 28 July 2021  
Product data sheet  
1. General description  
The 74LVT14 is a hex inverter with Schmitt-trigger inputs. Bus hold data inputs eliminate the need  
for external pull-up resistors to define unused inputs. This device is fully specified for partial power  
down applications using IOFF. The IOFF circuitry disables the output, preventing the potentially  
damaging backflow current through the device when it is powered down.  
2. Features and benefits  
Different positive and negative going input threshold voltages  
Tolerant of slow input transitions  
Wide supply voltage range from 2.7 to 3.6 V  
Overvoltage tolerant inputs to 5.5 V  
BiCMOS high speed and output drive  
Output capability: +32 mA/-20 mA  
High noise immunity  
Direct interface with TTL levels  
No bus current loading when output is tied to 5 V bus  
Power-up 3-state  
IOFF circuitry provides partial Power-down mode operation  
Latch-up protection exceeds 500 mA per JESD78 class II level A  
Complies with JEDEC standard JESD8C (2.7 V to 3.6 V)  
ESD protection:  
HBM JESD22-A114E exceeds 2000 V  
MM JESD22-A115-A exceeds 200 V  
Specified from -40 °C to +85 °C  
3. Ordering information  
Table 1. Ordering information  
Type number  
Package  
Temperature range Name  
Description  
Version  
74LVT14D  
-40 °C to +85 °C  
-40 °C to +85 °C  
-40 °C to +85 °C  
SO14  
plastic small outline package; 14 leads;  
body width 3.9 mm  
SOT108-1  
74LVT14PW  
74LVT14BQ  
TSSOP14  
plastic thin shrink small outline package; 14 leads;  
body width 4.4 mm  
SOT402-1  
SOT762-1  
DHVQFN14 plastic dual in-line compatible thermal enhanced  
very thin quad flat package; no leads; 14 terminals;  
body 2.5 × 3 × 0.85 mm  
 
 
 

与74LVT14D相关器件

型号 品牌 获取价格 描述 数据表
74LVT14D,112 NXP

获取价格

74LVT14 - 3.3 V hex inverter Schmitt trigger SOIC 14-Pin
74LVT14DB NXP

获取价格

3.3V Hex inverter Schmitt trigger
74LVT14DB,118 NXP

获取价格

74LVT14 - 3.3 V hex inverter Schmitt trigger SSOP1 14-Pin
74LVT14DB-T ETC

获取价格

Hex Inverter
74LVT14D-Q100 NEXPERIA

获取价格

3.3 V hex inverter Schmitt triggerProduction
74LVT14D-T NXP

获取价格

IC LVT SERIES, HEX 1-INPUT INVERT GATE, PDSO14, 3.90 MM, PLASTIC, MS-012, SOT108-1, SOP-14
74LVT14PW NXP

获取价格

3.3V Hex inverter Schmitt trigger
74LVT14PW NEXPERIA

获取价格

3.3 V hex inverter Schmitt triggerProduction
74LVT14PW,112 NXP

获取价格

74LVT14 - 3.3 V hex inverter Schmitt trigger TSSOP 14-Pin
74LVT14PW,118 NXP

获取价格

74LVT14 - 3.3 V hex inverter Schmitt trigger TSSOP 14-Pin