5秒后页面跳转
74LVT126PW PDF预览

74LVT126PW

更新时间: 2024-09-15 11:11:15
品牌 Logo 应用领域
安世 - NEXPERIA 驱动信息通信管理光电二极管逻辑集成电路
页数 文件大小 规格书
13页 236K
描述
3.3 V quad buffer; 3-stateProduction

74LVT126PW 技术参数

是否Rohs认证: 符合生命周期:Active
包装说明:TSSOP,Reach Compliance Code:compliant
HTS代码:8542.39.00.01风险等级:5.57
系列:LVTJESD-30 代码:R-PDSO-G14
JESD-609代码:e4长度:5 mm
逻辑集成电路类型:BUS DRIVER湿度敏感等级:1
位数:1功能数量:4
端口数量:2端子数量:14
最高工作温度:85 °C最低工作温度:-40 °C
输出特性:3-STATE输出极性:TRUE
封装主体材料:PLASTIC/EPOXY封装代码:TSSOP
封装形状:RECTANGULAR封装形式:SMALL OUTLINE, THIN PROFILE, SHRINK PITCH
峰值回流温度(摄氏度):260传播延迟(tpd):4.5 ns
座面最大高度:1.1 mm最大供电电压 (Vsup):3.6 V
最小供电电压 (Vsup):2.7 V标称供电电压 (Vsup):3.3 V
表面贴装:YES技术:BICMOS
温度等级:INDUSTRIAL端子面层:Nickel/Palladium/Gold (Ni/Pd/Au)
端子形式:GULL WING端子节距:0.65 mm
端子位置:DUAL处于峰值回流温度下的最长时间:30
宽度:4.4 mmBase Number Matches:1

74LVT126PW 数据手册

 浏览型号74LVT126PW的Datasheet PDF文件第2页浏览型号74LVT126PW的Datasheet PDF文件第3页浏览型号74LVT126PW的Datasheet PDF文件第4页浏览型号74LVT126PW的Datasheet PDF文件第5页浏览型号74LVT126PW的Datasheet PDF文件第6页浏览型号74LVT126PW的Datasheet PDF文件第7页 
74LVT126  
3.3 V quad buffer; 3-state  
Rev. 6 — 27 July 2021  
Product data sheet  
1. General description  
The 74LVT126 is a quad buffer/line driver with 3-state outputs controlled by the output enable  
inputs (nOE). A LOW on nOE causes the outputs to assume a high impedance OFF-state. Bus  
hold data inputs eliminate the need for external pull-up resistors to define unused inputs. This  
device is fully specified for partial power down applications using IOFF. The IOFF circuitry disables  
the output, preventing the potentially damaging backflow current through the device when it is  
powered down.  
2. Features and benefits  
Quad bus interface  
3-state buffers  
Wide supply voltage range from 2.7 to 3.6 V  
Overvoltage tolerant inputs to 5.5 V  
BiCMOS high speed and output drive  
Output capability: +64 mA and -32 mA  
Direct interface with TTL levels  
Input and output interface capability to systems at 5 V supply  
Bus-hold data inputs eliminate the need for external pull-up resistors to hold unused inputs  
Live insertion and extraction permitted  
No bus current loading when output is tied to 5 V bus  
Power-up 3-state  
IOFF circuitry provides partial Power-down mode operation  
Latch-up performance exceeds 500 mA per JESD 78 Class II Level B  
Complies with JEDEC standard JESD8C (2.7 V to 3.6 V)  
ESD protection:  
MIL STD 883 method 3015: exceeds 2000 V  
MM: exceeds 200 V  
3. Ordering information  
Table 1. Ordering information  
Type number Package  
Temperature  
range  
Name  
Description  
Version  
74LVT126D  
-40 °C to +85 °C  
SO14  
plastic small outline package; 14 leads; body width 3.9 mm  
SOT108-1  
SOT402-1  
74LVT126PW -40 °C to +85 °C  
TSSOP14  
plastic thin shrink small outline package; 14 leads;  
body width 4.4 mm  
74LVT126BQ -40 °C to +85 °C  
DHVQFN14 plastic dual in-line compatible thermal enhanced  
very thin quad flat package; no leads; 14 terminals;  
body 2.5 × 3 × 0.85 mm  
SOT762-1  
 
 
 

74LVT126PW 替代型号

型号 品牌 替代类型 描述 数据表
74LVT126PW-T NXP

功能相似

IC LVT SERIES, QUAD 1-BIT DRIVER, TRUE OUTPUT, PDSO14, 4.40 MM, PLASTIC, MO-153, SOT-402-1

与74LVT126PW相关器件

型号 品牌 获取价格 描述 数据表
74LVT126PW,112 NXP

获取价格

74LVT126 - 3.3 V quad buffer; 3-state TSSOP 14-Pin
74LVT126PWDH NXP

获取价格

3.3V Quad buffer 3-State
74LVT126PWDH-T NXP

获取价格

IC LVT SERIES, QUAD 1-BIT DRIVER, TRUE OUTPUT, PDSO14, Bus Driver/Transceiver
74LVT126PW-T NXP

获取价格

IC LVT SERIES, QUAD 1-BIT DRIVER, TRUE OUTPUT, PDSO14, 4.40 MM, PLASTIC, MO-153, SOT-402-1
74LVT14 NXP

获取价格

3.3V Hex inverter Schmitt trigger
74LVT1403 NXP

获取价格

3.3V combined 8-bit bus receiver and 4-bit bus driver
74LVT1403DR NXP

获取价格

3.3V combined 8-bit bus receiver and 4-bit bus driver
74LVT1403DR,112 NXP

获取价格

74LVT1403 - 3.3 V combined 8-bit bus receiver and 4-bit bus driver TSSOP 32-Pin
74LVT1403DR-T NXP

获取价格

暂无描述
74LVT14BQ NXP

获取价格

3.3 V hex inverter Schmitt trigger