5秒后页面跳转
74LVC3G06GT-G PDF预览

74LVC3G06GT-G

更新时间: 2024-09-28 15:26:39
品牌 Logo 应用领域
恩智浦 - NXP /
页数 文件大小 规格书
21页 279K
描述
Triple inverter with open-drain output

74LVC3G06GT-G 技术参数

Source Url Status Check Date:2013-06-14 00:00:00是否无铅: 含铅
是否Rohs认证: 符合生命周期:Active
Reach Compliance Code:unknown风险等级:5.75
Base Number Matches:1

74LVC3G06GT-G 数据手册

 浏览型号74LVC3G06GT-G的Datasheet PDF文件第2页浏览型号74LVC3G06GT-G的Datasheet PDF文件第3页浏览型号74LVC3G06GT-G的Datasheet PDF文件第4页浏览型号74LVC3G06GT-G的Datasheet PDF文件第5页浏览型号74LVC3G06GT-G的Datasheet PDF文件第6页浏览型号74LVC3G06GT-G的Datasheet PDF文件第7页 
74LVC3G06  
Triple inverter with open-drain output  
Rev. 11 — 28 March 2013  
Product data sheet  
1. General description  
The 74LVC3G06 provides three inverting buffers.  
The output of this device is an open drain and can be connected to other open-drain  
outputs to implement active-LOW wired-OR or active-HIGH wired-AND functions.  
Inputs can be driven from either 3.3 V or 5 V devices. This feature allows the use of this  
device in a mixed 3.3 V and 5 V environment.  
Schmitt trigger action at all inputs makes the circuit tolerant for slower input rise and fall  
time.  
This device is fully specified for partial power-down applications using IOFF. The IOFF  
circuitry disables the output, preventing a damaging backflow current through the device  
when it is powered down.  
2. Features and benefits  
Wide supply voltage range from 1.65 V to 5.5 V  
5 V tolerant input/output for interfacing with 5 V logic  
High noise immunity  
Complies with JEDEC standard:  
JESD8-7 (1.65 V to 1.95 V)  
JESD8-5 (2.3 V to 2.7 V)  
JESD8-B/JESD36 (2.7 V to 3.6 V)  
ESD protection:  
HBM JESD22-A114F exceeds 2000 V  
MM JESD22-A115-A exceeds 200 V  
24 mA output drive (VCC = 3.0 V)  
CMOS low power consumption  
Latch-up performance exceeds 250 mA  
Direct interface with TTL levels  
Inputs accept voltages up to 5 V  
Multiple package options  
Specified from 40 C to +85 C and 40 C to +125 C  
 
 

与74LVC3G06GT-G相关器件

型号 品牌 获取价格 描述 数据表
74LVC3G07 NXP

获取价格

Triple buffer with open-drain output
74LVC3G07 DIODES

获取价格

Triple gate 1 input Buffer Open Drain
74LVC3G07DC NXP

获取价格

Triple buffer with open-drain output
74LVC3G07DC NEXPERIA

获取价格

Triple buffer with open-drain outputProduction
74LVC3G07DC,125 NXP

获取价格

74LVC3G07 - Triple buffer with open-drain output SSOP 8-Pin
74LVC3G07DC-G NXP

获取价格

Triple buffer with open-drain output - Description: Triple Buffer With Open-Drain Outputs
74LVC3G07DC-Q100 NXP

获取价格

LVC/LCX/Z SERIES, TRIPLE 1-INPUT NON-INVERT GATE, PDSO8, 2.30 MM, PLASTIC, MO-187, SOT765-
74LVC3G07DC-Q100 NEXPERIA

获取价格

Triple buffer with open-drain outputProduction
74LVC3G07DP NXP

获取价格

Triple buffer with open-drain output
74LVC3G07DP NEXPERIA

获取价格

Triple buffer with open-drain outputProduction