5秒后页面跳转
74LVC3G07GM,115 PDF预览

74LVC3G07GM,115

更新时间: 2024-09-30 14:40:15
品牌 Logo 应用领域
恩智浦 - NXP /
页数 文件大小 规格书
21页 284K
描述
74LVC3G07 - Triple buffer with open-drain output QFN 8-Pin

74LVC3G07GM,115 技术参数

Source Url Status Check Date:2013-06-14 00:00:00是否Rohs认证: 符合
生命周期:Transferred零件包装代码:QFN
包装说明:1.60 X 1.60 MM, 0.50 MM HEIGHT, 0.50 MM PITCH, PLASTIC, MO-255, SOT902-1, QFN-8针数:8
Reach Compliance Code:unknown风险等级:5.75
Base Number Matches:1

74LVC3G07GM,115 数据手册

 浏览型号74LVC3G07GM,115的Datasheet PDF文件第2页浏览型号74LVC3G07GM,115的Datasheet PDF文件第3页浏览型号74LVC3G07GM,115的Datasheet PDF文件第4页浏览型号74LVC3G07GM,115的Datasheet PDF文件第5页浏览型号74LVC3G07GM,115的Datasheet PDF文件第6页浏览型号74LVC3G07GM,115的Datasheet PDF文件第7页 
74LVC3G07  
Triple buffer with open-drain output  
Rev. 11 — 9 April 2013  
Product data sheet  
1. General description  
The 74LVC3G07 provides three non-inverting buffers.  
The output of the device is an open-drain and can be connected to other open-drain  
outputs to implement active-LOW wired-OR or active-HIGH wired-AND functions.  
Input can be driven from either 3.3 V or 5 V devices. This feature allows the use of this  
device in a mixed 3.3 V and 5 V environment.  
Schmitt trigger action at all inputs makes the circuit tolerant for slower input rise and fall  
time.  
This device is fully specified for partial power-down applications using IOFF. The IOFF  
circuitry disables the output, preventing the damaging backflow current through the device  
when it is powered down.  
2. Features and benefits  
Wide supply voltage range from 1.65 V to 5.5 V  
5 V tolerant input/output for interfacing with 5 V logic  
High noise immunity  
Complies with JEDEC standard:  
JESD8-7 (1.65 V to 1.95 V)  
JESD8-5 (2.3 V to 2.7 V)  
JESD8-B/JESD36 (2.7 V to 3.6 V).  
ESD protection:  
HBM JESD22-A114F exceeds 2000 V  
MM JESD22-A115-A exceeds 200 V  
24 mA output drive (VCC = 3.0 V)  
CMOS low power consumption  
Latch-up performance exceeds 250 mA  
Direct interface with TTL levels  
Inputs accept voltages up to 5 V  
Multiple package options  
Specified from 40 C to +85 C and 40 C to +125 C.  
 
 

与74LVC3G07GM,115相关器件

型号 品牌 获取价格 描述 数据表
74LVC3G07GM,125 NXP

获取价格

74LVC3G07 - Triple buffer with open-drain output QFN 8-Pin
74LVC3G07GN NEXPERIA

获取价格

Triple buffer with open-drain outputProduction
74LVC3G07GS NEXPERIA

获取价格

Triple buffer with open-drain outputProduction
74LVC3G07GT NXP

获取价格

Triple buffer with open-drain output
74LVC3G07GT NEXPERIA

获取价格

Triple buffer with open-drain outputProduction
74LVC3G14 NXP

获取价格

Triple inverting Schmitt trigger with 5 V tolerant input
74LVC3G14 DIODES

获取价格

Triple gate 1 Input Schmitt Trigger Inverter
74LVC3G14_08 NXP

获取价格

Triple inverting Schmitt trigger with 5 V tolerant input
74LVC3G14DC NXP

获取价格

Triple inverting Schmitt trigger with 5 V tolerant input
74LVC3G14DC NEXPERIA

获取价格

Triple inverting Schmitt trigger with 5 V tolerant inputProduction