5秒后页面跳转
74LVC2G126DP-Q100 PDF预览

74LVC2G126DP-Q100

更新时间: 2024-01-01 02:52:02
品牌 Logo 应用领域
安世 - NEXPERIA /
页数 文件大小 规格书
12页 212K
描述
Bus buffer/line driver; 3-state

74LVC2G126DP-Q100 技术参数

生命周期:Transferred包装说明:TSSOP,
Reach Compliance Code:unknownHTS代码:8542.39.00.01
风险等级:5.57系列:LVC/LCX/Z
JESD-30 代码:S-PDSO-G8长度:3 mm
逻辑集成电路类型:BUS DRIVER位数:1
功能数量:2端口数量:2
端子数量:8最高工作温度:125 °C
最低工作温度:-40 °C输出特性:3-STATE
输出极性:TRUE封装主体材料:PLASTIC/EPOXY
封装代码:TSSOP封装形状:SQUARE
封装形式:SMALL OUTLINE, THIN PROFILE, SHRINK PITCH传播延迟(tpd):12.3 ns
筛选级别:AEC-Q100座面最大高度:1.1 mm
最大供电电压 (Vsup):5.5 V最小供电电压 (Vsup):1.65 V
标称供电电压 (Vsup):1.8 V表面贴装:YES
技术:CMOS温度等级:AUTOMOTIVE
端子形式:GULL WING端子节距:0.65 mm
端子位置:DUAL宽度:3 mm
Base Number Matches:1

74LVC2G126DP-Q100 数据手册

 浏览型号74LVC2G126DP-Q100的Datasheet PDF文件第2页浏览型号74LVC2G126DP-Q100的Datasheet PDF文件第3页浏览型号74LVC2G126DP-Q100的Datasheet PDF文件第4页浏览型号74LVC2G126DP-Q100的Datasheet PDF文件第5页浏览型号74LVC2G126DP-Q100的Datasheet PDF文件第6页浏览型号74LVC2G126DP-Q100的Datasheet PDF文件第7页 
74LVC2G126-Q100  
Bus buffer/line driver; 3-state  
Rev. 3 — 10 January 2019  
Product data sheet  
1. General description  
The 74LVC2G126-Q100 is a dual non-inverting buffer/line driver with 3-state outputs. An output  
enable input (pin nOE) controls each 3-state output. A LOW-level at pin nOE causes the output to  
assume a high-impedance OFF-state. Schmitt trigger action at all inputs makes the circuit highly  
tolerant of slower input rise and fall times.  
Inputs can be driven from either 3.3 V or 5 V devices. This feature allows the use of the  
74LVC2G126-Q100 as a translator in a mixed 3.3 V and 5 V environment.  
It is fully specified for partial power-down applications using IOFF. The IOFF circuitry disables the  
output, preventing a damaging backflow current through the device when it is powered down.  
This product has been qualified to the Automotive Electronics Council (AEC) standard Q100  
(Grade 1) and is suitable for use in automotive applications.  
2. Features and benefits  
Automotive product qualification in accordance with AEC-Q100 (Grade 1)  
Specified from -40 °C to +85 °C and from -40 °C to +125 °C  
Wide supply voltage range from 1.65 V to 5.5 V  
5 V tolerant input/output for interfacing with 5 V logic  
High noise immunity  
Complies with JEDEC standard:  
JESD8-7 (1.65 V to 1.95 V)  
JESD8-5 (2.3 V to 2.7 V)  
JESD8-B/JESD36 (2.7 V to 3.6 V)  
ESD protection:  
MIL-STD-883, method 3015 exceeds 2000 V  
HBM JESD22-A114F exceeds 2000 V  
MM JESD22-A115-A exceeds 200 V (C = 200 pF, R = 0 )  
±24 mA output drive (VCC = 3.0 V)  
CMOS low power consumption  
Latch-up performance exceeds 250 mA  
Direct interface with TTL levels  
Inputs accept voltages up to 5 V  
3. Ordering information  
Table 1. Ordering information  
Type number  
Package  
Temperature range Name  
Description  
Version  
74LVC2G126DP-Q100 -40 °C to +125 °C  
TSSOP8  
plastic thin shrink small outline package; 8 leads; SOT505-2  
body width 3 mm; lead length 0.5 mm  
74LVC2G126DC-Q100 -40 °C to +125 °C  
VSSOP8  
plastic very thin shrink small outline package;  
8 leads; body width 2.3 mm  
SOT765-1  
 
 
 

与74LVC2G126DP-Q100相关器件

型号 品牌 获取价格 描述 数据表
74LVC2G126GD NXP

获取价格

Dual bus buffer/line driver; 3-state
74LVC2G126GD-G NXP

获取价格

IC,BUFFER/DRIVER,SINGLE,2-BIT,LCX/LVC-CMOS,LLCC,8PIN,PLASTIC
74LVC2G126GF NXP

获取价格

Dual bus buffer/line driver; 3-state
74LVC2G126GM NXP

获取价格

Dual bus buffer/line driver; 3-state
74LVC2G126GM PHILIPS

获取价格

Bus Driver, 1-Func, 2-Bit, True Output, CMOS, PDSO8
74LVC2G126GM-G NXP

获取价格

暂无描述
74LVC2G126GN NXP

获取价格

Dual bus buffer/line driver; 3-state
74LVC2G126GN NEXPERIA

获取价格

Dual bus buffer/line driver; 3-stateProduction
74LVC2G126GN/S500X NXP

获取价格

LVC/LCX/Z SERIES, DUAL 1-BIT DRIVER, TRUE OUTPUT, PDSO8
74LVC2G126GS NXP

获取价格

Dual bus buffer/line driver; 3-state