5秒后页面跳转
74LVC157APW-Q100 PDF预览

74LVC157APW-Q100

更新时间: 2024-11-19 01:04:59
品牌 Logo 应用领域
安世 - NEXPERIA 光电二极管逻辑集成电路
页数 文件大小 规格书
17页 720K
描述
Quad 2-input multiplexer

74LVC157APW-Q100 技术参数

是否Rohs认证: 符合生命周期:Active
包装说明:TSSOP,Reach Compliance Code:compliant
HTS代码:8542.39.00.01风险等级:5.57
系列:LVC/LCX/ZJESD-30 代码:R-PDSO-G16
JESD-609代码:e4长度:5 mm
逻辑集成电路类型:MULTIPLEXER湿度敏感等级:1
功能数量:4输入次数:2
输出次数:1端子数量:16
最高工作温度:125 °C最低工作温度:-40 °C
输出极性:TRUE封装主体材料:PLASTIC/EPOXY
封装代码:TSSOP封装形状:RECTANGULAR
封装形式:SMALL OUTLINE, THIN PROFILE, SHRINK PITCH峰值回流温度(摄氏度):NOT SPECIFIED
传播延迟(tpd):11.8 ns筛选级别:AEC-Q100
座面最大高度:1.1 mm最大供电电压 (Vsup):3.6 V
最小供电电压 (Vsup):1.2 V标称供电电压 (Vsup):3.3 V
表面贴装:YES技术:CMOS
温度等级:AUTOMOTIVE端子面层:Nickel/Palladium/Gold/Silver (Ni/Pd/Au/Ag)
端子形式:GULL WING端子节距:0.65 mm
端子位置:DUAL处于峰值回流温度下的最长时间:NOT SPECIFIED
宽度:4.4 mmBase Number Matches:1

74LVC157APW-Q100 数据手册

 浏览型号74LVC157APW-Q100的Datasheet PDF文件第2页浏览型号74LVC157APW-Q100的Datasheet PDF文件第3页浏览型号74LVC157APW-Q100的Datasheet PDF文件第4页浏览型号74LVC157APW-Q100的Datasheet PDF文件第5页浏览型号74LVC157APW-Q100的Datasheet PDF文件第6页浏览型号74LVC157APW-Q100的Datasheet PDF文件第7页 
74LVC157A-Q100  
Quad 2-input multiplexer  
Rev. 2 — 2 May 2013  
Product data sheet  
1. General description  
The 74LVC157A-Q100 is a quad 2-input multiplexer which select four bits of data from two  
sources under the control of a common select input (S). The four outputs present the  
selected data in the true (non-inverted) form. The enable input (E) is active LOW. When  
pin E is HIGH, all of the outputs (1Y to 4Y) are forced LOW regardless of all the other  
input conditions. Moving the data from two groups of registers to four common output  
buses is a common use of the 74LVC157A-Q100. The state of the common data select  
input (S) determines the particular register from which the data comes. It can also be used  
as function generator.  
It is useful for implementing highly irregular logic by generating any 4 of the 16 different  
functions of two variables with one variable common.  
The device is the logic implementation of a 4-pole, 2-position switch, where the position of  
the switch is determined by the logic levels applied to pin S.  
Inputs can be driven from either 3.3 V or 5 V devices. This feature allows the use of these  
devices as translators in mixed 3.3 V and 5 V applications.  
This product has been qualified to the Automotive Electronics Council (AEC) standard  
Q100 (Grade 1) and is suitable for use in automotive applications.  
2. Features and benefits  
Automotive product qualification in accordance with AEC-Q100 (Grade 1)  
Specified from 40 C to +85 C and from 40 C to +125 C  
5 V tolerant inputs for interfacing with 5 V logic  
Wide supply voltage range from 1.2 V to 3.6 V  
CMOS low power consumption  
Direct interface with TTL levels  
Complies with JEDEC standard:  
JESD8-7A (1.65 V to 1.95 V)  
JESD8-5A (2.3 V to 2.7 V)  
JESD8-C/JESD36 (2.7 V to 3.6 V)  
ESD protection:  
MIL-STD-883, method 3015 exceeds 2000 V  
HBM JESD22-A114F exceeds 2000 V  
MM JESD22-A115-A exceeds 200 V (C = 200 pF, R = 0 )  
Multiple package options  

与74LVC157APW-Q100相关器件

型号 品牌 获取价格 描述 数据表
74LVC157APW-Q100J NXP

获取价格

74LVC157A-Q100 - Quad 2-input multiplexer TSSOP 16-Pin
74LVC157APW-T ETC

获取价格

2-Input Digital Multiplexer
74LVC157A-Q100 NEXPERIA

获取价格

Quad 2-input multiplexer
74LVC158D NXP

获取价格

IC LVC/LCX/Z SERIES, QUAD 2 LINE TO 1 LINE MULTIPLEXER, INVERTED OUTPUT, PDSO16, Multiplex
74LVC158DB-T NXP

获取价格

IC LVC/LCX/Z SERIES, QUAD 2 LINE TO 1 LINE MULTIPLEXER, INVERTED OUTPUT, PDSO16, Multiplex
74LVC158PW NXP

获取价格

IC LVC/LCX/Z SERIES, QUAD 2 LINE TO 1 LINE MULTIPLEXER, INVERTED OUTPUT, PDSO16, Multiplex
74LVC161 NXP

获取价格

Presettable synchronous 4-bit binary counter; asynchronous reset
74LVC161284 STMICROELECTRONICS

获取价格

LOW VOLTAGE HIGH SPEED IEEE1284 TRANSCEIVER
74LVC161284DGGRG4 TI

获取价格

19-BIT BUS INTERFACE
74LVC161284DLRE4 TI

获取价格

19-BIT BUS INTERFACE