5秒后页面跳转
捷配首页

Datasheet > 74LVC157APW-Q100J
74LVC157APW-Q100J PDF预览

74LVC157APW-Q100J

更新时间： 2024-11-20 20:40:43
品牌 Logo 应用领域
恩智浦 - NXP /
页数 文件大小 规格书
17页 138K
描述
74LVC157A-Q100 - Quad 2-input multiplexer TSSOP 16-Pin

阅读下载

中文翻译

获取价格

74LVC157APW-Q100J 技术参数

是否Rohs认证： 符合生命周期：Transferred
零件包装代码：TSSOP包装说明：4.40 MM, PLASTIC, MO-153, SOT403-1, TSSOP-16
针数：16Reach Compliance Code：compliant
风险等级：5.78Base Number Matches：1

74LVC157APW-Q100J 数据手册

 浏览型号74LVC157APW-Q100J的Datasheet PDF文件第2页浏览型号74LVC157APW-Q100J的Datasheet PDF文件第3页浏览型号74LVC157APW-Q100J的Datasheet PDF文件第4页浏览型号74LVC157APW-Q100J的Datasheet PDF文件第5页浏览型号74LVC157APW-Q100J的Datasheet PDF文件第6页浏览型号74LVC157APW-Q100J的Datasheet PDF文件第7页 
74LVC157A-Q100  
Quad 2-input multiplexer  
Rev. 2 — 2 May 2013  
Product data sheet  
1. General description  
The 74LVC157A-Q100 is a quad 2-input multiplexer which select four bits of data from two  
sources under the control of a common select input (S). The four outputs present the  
selected data in the true (non-inverted) form. The enable input (E) is active LOW. When  
pin E is HIGH, all of the outputs (1Y to 4Y) are forced LOW regardless of all the other  
input conditions. Moving the data from two groups of registers to four common output  
buses is a common use of the 74LVC157A-Q100. The state of the common data select  
input (S) determines the particular register from which the data comes. It can also be used  
as function generator.  
It is useful for implementing highly irregular logic by generating any 4 of the 16 different  
functions of two variables with one variable common.  
The device is the logic implementation of a 4-pole, 2-position switch, where the position of  
the switch is determined by the logic levels applied to pin S.  
Inputs can be driven from either 3.3 V or 5 V devices. This feature allows the use of these  
devices as translators in mixed 3.3 V and 5 V applications.  
This product has been qualified to the Automotive Electronics Council (AEC) standard  
Q100 (Grade 1) and is suitable for use in automotive applications.  
2. Features and benefits  
Automotive product qualification in accordance with AEC-Q100 (Grade 1)  
Specified from 40 C to +85 C and from 40 C to +125 C  
5 V tolerant inputs for interfacing with 5 V logic  
Wide supply voltage range from 1.2 V to 3.6 V  
CMOS low power consumption  
Direct interface with TTL levels  
Complies with JEDEC standard:  
JESD8-7A (1.65 V to 1.95 V)  
JESD8-5A (2.3 V to 2.7 V)  
JESD8-C/JESD36 (2.7 V to 3.6 V)  
ESD protection:  
MIL-STD-883, method 3015 exceeds 2000 V  
HBM JESD22-A114F exceeds 2000 V  
MM JESD22-A115-A exceeds 200 V (C = 200 pF, R = 0 )  
Multiple package options  
 
 
1234567...17

中文翻译

下载PDF

与74LVC157APW-Q100J相关器件

型号 品牌 获取价格 描述 数据表
74LVC157APW-T ETC

获取价格

 		2-Input Digital Multiplexer
74LVC157A-Q100 NEXPERIA

获取价格

 		Quad 2-input multiplexer
74LVC158D NXP

获取价格

 		IC LVC/LCX/Z SERIES, QUAD 2 LINE TO 1 LINE MULTIPLEXER, INVERTED OUTPUT, PDSO16, Multiplex
74LVC158DB-T NXP

获取价格

 		IC LVC/LCX/Z SERIES, QUAD 2 LINE TO 1 LINE MULTIPLEXER, INVERTED OUTPUT, PDSO16, Multiplex
74LVC158PW NXP

获取价格

 		IC LVC/LCX/Z SERIES, QUAD 2 LINE TO 1 LINE MULTIPLEXER, INVERTED OUTPUT, PDSO16, Multiplex
74LVC161 NXP

获取价格

 		Presettable synchronous 4-bit binary counter; asynchronous reset
74LVC161284 STMICROELECTRONICS

获取价格

 		LOW VOLTAGE HIGH SPEED IEEE1284 TRANSCEIVER
74LVC161284DGGRG4 TI

获取价格

 		19-BIT BUS INTERFACE
74LVC161284DLRE4 TI

获取价格

 		19-BIT BUS INTERFACE
74LVC161284DLRG4 TI

获取价格

 		19-BIT BUS INTERFACE

与74LVC157APW-Q100J相关文章

您还可以找


热门产品
PCB打样/小批量
铝基板
BOM智能配单
PCBA制造
钣金
精密CNC
模具注塑
薄膜开关
精选活动
PCBA打样特惠
四六层板品质升级
铝基板品质升级
一体化电子制造
DFM下载
服务支持
企业认证
产品展示
工厂展示
工艺能力
积分商城
关于捷配
捷配简介
企业文化
公司动态
人才招聘
联系我们
帮助中心
下单流程
付款流程
开票流程
常见问题
全球PCB制造服务专线 400-613-0088

工作时间：9:00-21:00

CEO邮箱：ceo@jiepei.com

投诉邮箱：tousu@jiepei.com

捷配网-微信公众号 微信公众号
捷配网-微信公众号 抖音公众号
资质认证：
合作快递：
支付方式：
Copyright © 2024 Jiepei.com Inc. All Rights Reserved. 版权所有:杭州捷配信息科技有限公司 浙公网安备 33010502006866号 浙ICP备10014259号-119 营业执照ICP证