5秒后页面跳转
74LVC02AD PDF预览

74LVC02AD

更新时间: 2024-09-14 11:10:35
品牌 Logo 应用领域
安世 - NEXPERIA 光电二极管逻辑集成电路
页数 文件大小 规格书
12页 227K
描述
Quad 2-input NOR gateProduction

74LVC02AD 技术参数

是否Rohs认证: 符合生命周期:Active
包装说明:SOP,Reach Compliance Code:compliant
HTS代码:8542.39.00.01风险等级:5.6
Is Samacsys:N系列:LVC/LCX/Z
JESD-30 代码:R-PDSO-G14JESD-609代码:e4
长度:8.65 mm逻辑集成电路类型:NOR GATE
湿度敏感等级:1功能数量:4
输入次数:2端子数量:14
最高工作温度:125 °C最低工作温度:-40 °C
封装主体材料:PLASTIC/EPOXY封装代码:SOP
封装形状:RECTANGULAR封装形式:SMALL OUTLINE
峰值回流温度(摄氏度):260传播延迟(tpd):10.1 ns
座面最大高度:1.75 mm最大供电电压 (Vsup):3.6 V
最小供电电压 (Vsup):1.2 V标称供电电压 (Vsup):1.8 V
表面贴装:YES技术:CMOS
温度等级:AUTOMOTIVE端子面层:Nickel/Palladium/Gold (Ni/Pd/Au)
端子形式:GULL WING端子节距:1.27 mm
端子位置:DUAL处于峰值回流温度下的最长时间:30
宽度:3.9 mmBase Number Matches:1

74LVC02AD 数据手册

 浏览型号74LVC02AD的Datasheet PDF文件第2页浏览型号74LVC02AD的Datasheet PDF文件第3页浏览型号74LVC02AD的Datasheet PDF文件第4页浏览型号74LVC02AD的Datasheet PDF文件第5页浏览型号74LVC02AD的Datasheet PDF文件第6页浏览型号74LVC02AD的Datasheet PDF文件第7页 
74LVC02A  
Quad 2-input NOR gate  
Rev. 10 — 17 September 2021  
Product data sheet  
1. General description  
The 74LVC02A is a quad-input NOR gate. Inputs can be driven from either 3.3 V or 5 V devices.  
This feature allows the use of these devices as translators in mixed 3.3 V and 5 V applications.  
Schmitt-trigger action at all inputs makes the circuit tolerant of slower input rise and fall times.  
2. Features and benefits  
Overvoltage tolerant inputs to 5.5 V  
Wide supply voltage range from 1.2 V to 3.6 V  
CMOS low power consumption  
Direct interface with TTL levels  
Complies with JEDEC standard:  
JESD8-7A (1.65 V to 1.95 V)  
JESD8-5A (2.3 V to 2.7 V)  
JESD8-C/JESD36 (2.7 V to 3.6 V)  
ESD protection:  
HBM JESD22-A114F exceeds 2000 V  
MM JESD22-A115-B exceeds 200 V  
CDM JESD22-C101E exceeds 1000 V  
Specified from -40 °C to +85 °C and -40 °C to +125 °C  
3. Ordering information  
Table 1. Ordering information  
Type number  
Package  
Temperature range Name  
Description  
Version  
74LVC02AD  
74LVC02APW  
74LVC02ABQ  
-40 °C to +125 °C  
-40 °C to +125 °C  
-40 °C to +125 °C  
SO14  
plastic small outline package; 14 leads;  
body width 3.9 mm  
SOT108-1  
TSSOP14  
plastic thin shrink small outline package;  
14 leads; body width 4.4 mm  
SOT402-1  
SOT762-1  
DHVQFN14 plastic dual in-line compatible thermal  
enhanced very thin quad flat package; no leads;  
14 terminals; body 2.5 × 3 × 0.85 mm  
 
 
 

与74LVC02AD相关器件

型号 品牌 获取价格 描述 数据表
74LVC02AD112 NXP

获取价格

Quad 2-input NOR gate
74LVC02ADB NXP

获取价格

Quad 2-input NOR gate
74LVC02ADB-T ETC

获取价格

Quad 2-input NOR Gate
74LVC02AD-Q100 NEXPERIA

获取价格

Quad 2-input NOR gate
74LVC02ADR2G ONSEMI

获取价格

Low-Voltage CMOS Quad 2-Input NAND Gate
74LVC02AD-T ETC

获取价格

Quad 2-input NOR Gate
74LVC02ADTR2G ONSEMI

获取价格

Low-Voltage CMOS Quad 2-Input NAND Gate
74LVC02APW NXP

获取价格

Quad 2-input NOR gate
74LVC02APW NEXPERIA

获取价格

Quad 2-input NOR gateProduction
74LVC02APWDH NXP

获取价格

Quad 2-input NOR gate