5秒后页面跳转
74LV132BQ PDF预览

74LV132BQ

更新时间: 2023-09-03 20:32:42
品牌 Logo 应用领域
安世 - NEXPERIA /
页数 文件大小 规格书
14页 246K
描述
Quad 2-input NAND Schmitt triggerProduction

74LV132BQ 技术参数

Source Url Status Check Date:2013-06-14 00:00:00是否无铅: 不含铅
是否Rohs认证: 符合生命周期:Transferred
零件包装代码:QFN包装说明:HVQCCN, LCC14,.1X.12,20
针数:14Reach Compliance Code:compliant
HTS代码:8542.39.00.01风险等级:5.4
系列:LV/LV-A/LVX/HJESD-30 代码:R-PQCC-N14
JESD-609代码:e4长度:3 mm
负载电容(CL):50 pF逻辑集成电路类型:NAND GATE
最大I(ol):0.006 A湿度敏感等级:1
功能数量:4输入次数:2
端子数量:14最高工作温度:125 °C
最低工作温度:-40 °C封装主体材料:PLASTIC/EPOXY
封装代码:HVQCCN封装等效代码:LCC14,.1X.12,20
封装形状:RECTANGULAR封装形式:CHIP CARRIER, HEAT SINK/SLUG, VERY THIN PROFILE
包装方法:TAPE AND REEL峰值回流温度(摄氏度):260
电源:3.3 VProp。Delay @ Nom-Sup:25 ns
传播延迟(tpd):43 ns认证状态:Not Qualified
施密特触发器:YES座面最大高度:1 mm
子类别:Gates最大供电电压 (Vsup):5.5 V
最小供电电压 (Vsup):1 V标称供电电压 (Vsup):3.3 V
表面贴装:YES技术:CMOS
温度等级:AUTOMOTIVE端子面层:Nickel/Palladium/Gold (Ni/Pd/Au)
端子形式:NO LEAD端子节距:0.5 mm
端子位置:QUAD处于峰值回流温度下的最长时间:30
宽度:2.5 mmBase Number Matches:1

74LV132BQ 数据手册

 浏览型号74LV132BQ的Datasheet PDF文件第2页浏览型号74LV132BQ的Datasheet PDF文件第3页浏览型号74LV132BQ的Datasheet PDF文件第4页浏览型号74LV132BQ的Datasheet PDF文件第5页浏览型号74LV132BQ的Datasheet PDF文件第6页浏览型号74LV132BQ的Datasheet PDF文件第7页 
74LV132  
Quad 2-input NAND Schmitt trigger  
Rev. 8 — 13 September 2021  
Product data sheet  
1. General description  
The 74LV132 is a quad 2-input NAND gate with Schmitt-trigger inputs. Inputs include clamp diodes.  
This enables the use of current limiting resistors to interface inputs to voltages in excess VCC  
.
2. Features and benefits  
Wide supply voltage range from 1.0 V to 5.5 V  
CMOS low power dissipation  
Optimized for low voltage applications: 1.0 V to 3.6 V  
Accepts TTL input levels between VCC = 2.7 V and VCC = 3.6 V  
Typical output ground bounce < 0.8 V at VCC = 3.3 V and Tamb = 25 °C  
Typical HIGH-level output voltage (VOH) undershoot: > 2 V at VCC = 3.3 V and Tamb = 25 °C  
Latch-up performance exceeds 100 mA per JESD 78 Class II Level B  
Complies with JEDEC standards:  
JESD8-7 (1.65 V to 1.95 V)  
JESD8-5 (2.3 V to 2.7 V)  
JESD8C (2.7 V to 3.6 V)  
JESD36 (4.5 V to 5.5 V)  
ESD protection:  
HBM JESD22-A114F exceeds 2000 V  
MM JESD22-A115-A exceeds 200 V  
Multiple package options  
Specified from -40 °C to +85 °C and from -40 °C to +125 °C  
3. Applications  
Wave and pulse shapers for highly noisy environments  
Astable multivibrators  
Monostable multivibrators  
4. Ordering information  
Table 1. Ordering information  
Type number  
Package  
Temperature range Name  
Description  
Version  
74LV132D  
-40 °C to +125 °C  
-40 °C to +125 °C  
-40 °C to +125 °C  
SO14  
plastic small outline package; 14 leads;  
body width 3.9 mm  
SOT108-1  
74LV132PW  
74LV132BQ  
TSSOP14  
plastic thin shrink small outline package; 14 leads;  
body width 4.4 mm  
SOT402-1  
SOT762-1  
DHVQFN14 plastic dual in-line compatible thermal enhanced  
very thin quad flat package; no leads; 14 terminals;  
body 2.5 × 3 × 0.85 mm  
 
 
 
 

与74LV132BQ相关器件

型号 品牌 获取价格 描述 数据表
74LV132BQ,115 NXP

获取价格

74LV132 - Quad 2-input NAND Schmitt trigger QFN 14-Pin
74LV132BQ-Q100 NXP

获取价格

IC NAND GATE, Gate
74LV132BQ-Q100 NEXPERIA

获取价格

Quad 2-input NAND Schmitt trigger
74LV132D NXP

获取价格

Quad 2-input NAND Schmitt-trigger
74LV132D NEXPERIA

获取价格

Quad 2-input NAND Schmitt triggerProduction
74LV132D,112 NXP

获取价格

74LV132 - Quad 2-input NAND Schmitt trigger SOIC 14-Pin
74LV132D,132 NXP

获取价格

NAND Gate, LV/LV-A/LVX/H Series, 4-Func, 2-Input, CMOS, PDSO14
74LV132D/C,118 NXP

获取价格

Quad 2-input NAND Schmitt trigger, SOT108-1 Package, Standard Marking, Reel Pack, SMD, 13&
74LV132DB NXP

获取价格

Quad 2-input NAND Schmitt-trigger
74LV132DB,112 NXP

获取价格

74LV132 - Quad 2-input NAND Schmitt trigger SSOP1 14-Pin