5秒后页面跳转
74LV123DB,112 PDF预览

74LV123DB,112

更新时间: 2024-11-04 14:48:51
品牌 Logo 应用领域
恩智浦 - NXP 时钟光电二极管逻辑集成电路
页数 文件大小 规格书
24页 282K
描述
74LV123 - Dual retriggerable monostable multivibrator with reset SSOP1 16-Pin

74LV123DB,112 技术参数

是否Rohs认证: 符合生命周期:Transferred
零件包装代码:SSOP1包装说明:SSOP, SSOP16,.3
针数:16Reach Compliance Code:compliant
HTS代码:8542.39.00.01风险等级:5.28
系列:LV/LV-A/LVX/HJESD-30 代码:R-PDSO-G16
JESD-609代码:e4长度:6.2 mm
逻辑集成电路类型:MONOSTABLE MULTIVIBRATOR湿度敏感等级:1
数据/时钟输入次数:2功能数量:2
端子数量:16最高工作温度:125 °C
最低工作温度:-40 °C输出极性:COMPLEMENTARY
封装主体材料:PLASTIC/EPOXY封装代码:SSOP
封装等效代码:SSOP16,.3封装形状:RECTANGULAR
封装形式:SMALL OUTLINE, SHRINK PITCH峰值回流温度(摄氏度):260
电源:3.3 V传播延迟(tpd):92 ns
认证状态:Not Qualified座面最大高度:2 mm
子类别:Prescaler/Multivibrators最大供电电压 (Vsup):5.5 V
最小供电电压 (Vsup):1 V标称供电电压 (Vsup):3.3 V
表面贴装:YES技术:CMOS
温度等级:AUTOMOTIVE端子面层:Nickel/Palladium/Gold (Ni/Pd/Au)
端子形式:GULL WING端子节距:0.65 mm
端子位置:DUAL处于峰值回流温度下的最长时间:30
宽度:5.3 mmBase Number Matches:1

74LV123DB,112 数据手册

 浏览型号74LV123DB,112的Datasheet PDF文件第2页浏览型号74LV123DB,112的Datasheet PDF文件第3页浏览型号74LV123DB,112的Datasheet PDF文件第4页浏览型号74LV123DB,112的Datasheet PDF文件第5页浏览型号74LV123DB,112的Datasheet PDF文件第6页浏览型号74LV123DB,112的Datasheet PDF文件第7页 
74LV123  
Dual retriggerable monostable multivibrator with reset  
Rev. 7 — 12 December 2011  
Product data sheet  
1. General description  
The 74LV123 is a low-voltage Si-gate CMOS device and is pin and function compatible  
with the 74HC123; 74HCT123. It is a dual retriggerable monostable multivibrator which  
uses three methods to control the output pulse width:  
1. The basic pulse time is programmed by the selection of an external resistor (REXT  
)
and capacitor (CEXT). These are normally connected as shown in Figure 9.  
2. Once triggered, the basic output pulse width may be extended by retriggering the  
gated active LOW-going edge input (nA) or the active HIGH-going edge input (nB). By  
repeating this process, the output pulse period (nQ = HIGH, nQ = LOW) can be made  
as long as desired (see Figure 12).  
3. Alternatively, an output delay can be terminated at any time by a LOW-going edge on  
input nRD, which also inhibits the triggering (see Figure 13).  
Schmitt-trigger action in the nA and nB inputs makes the circuit highly tolerant of slower  
input rise and fall times.  
2. Features and benefits  
Optimized for low-voltage applications: 1.0 V to 5.5 V  
Accepts TTL input levels between VCC = 2.7 V and VCC = 3.6 V  
Typical output ground bounce: < 0.8 V at VCC = 3.3 V and Tamb = 25 C  
Typical HIGH-level output voltage (VOH) undershoot: > 2 V at VCC = 3.3 V and  
Tamb = 25 C  
DC triggered from active HIGH or active LOW inputs  
Retriggerable for very long pulses up to 100 % duty factor  
Direct reset terminates output pulses  
Schmitt-trigger action on all inputs except for the reset input  
 
 

与74LV123DB,112相关器件

型号 品牌 获取价格 描述 数据表
74LV123DB,118 NXP

获取价格

74LV123 - Dual retriggerable monostable multivibrator with reset SSOP1 16-Pin
74LV123DB-T NXP

获取价格

IC LV/LV-A/LVX/H SERIES, DUAL MONOSTABLE MULTIVIBRATOR, PDSO16, 5.30 MM, PLASTIC, MO-150,
74LV123D-Q100 NEXPERIA

获取价格

Dual retriggerable monostable multivibrator with resetProduction
74LV123D-T NXP

获取价格

IC LV/LV-A/LVX/H SERIES, DUAL MONOSTABLE MULTIVIBRATOR, PDSO16, 3.90 MM, PLASTIC, MS-012,
74LV123D-T PHILIPS

获取价格

Monostable Multivibrator, CMOS, PDSO16,
74LV123N NXP

获取价格

Dual retriggerable monostable multivibrator with reset
74LV123PW NXP

获取价格

Dual retriggerable monostable multivibrator with reset
74LV123PW NEXPERIA

获取价格

Dual retriggerable monostable multivibrator with resetProduction
74LV123PW,118 NXP

获取价格

74LV123 - Dual retriggerable monostable multivibrator with reset TSSOP 16-Pin
74LV123PWDH NXP

获取价格

Dual retriggerable monostable multivibrator with reset