5秒后页面跳转
74LV125D-T PDF预览

74LV125D-T

更新时间: 2024-02-23 10:16:39
品牌 Logo 应用领域
恩智浦 - NXP 驱动光电二极管输出元件逻辑集成电路
页数 文件大小 规格书
15页 88K
描述
LV/LV-A/LVX/H SERIES, QUAD 1-BIT DRIVER, TRUE OUTPUT, PDSO14, 3.90 MM, PLASTIC, MS-012, SOT108-1, SOP-14

74LV125D-T 技术参数

是否Rohs认证: 符合生命周期:Transferred
包装说明:SOP, SOP14,.25Reach Compliance Code:unknown
风险等级:5.76控制类型:ENABLE LOW
JESD-30 代码:R-PDSO-G14JESD-609代码:e4
负载电容(CL):50 pF逻辑集成电路类型:BUS DRIVER
最大I(ol):0.008 A位数:4
功能数量:1端子数量:14
最高工作温度:125 °C最低工作温度:-40 °C
输出特性:3-STATE输出极性:TRUE
封装主体材料:PLASTIC/EPOXY封装代码:SOP
封装等效代码:SOP14,.25封装形状:RECTANGULAR
封装形式:SMALL OUTLINE包装方法:TAPE AND REEL
电源:3.3 VProp。Delay @ Nom-Sup:18 ns
认证状态:Not Qualified子类别:Bus Driver/Transceivers
标称供电电压 (Vsup):3.3 V表面贴装:YES
技术:CMOS温度等级:AUTOMOTIVE
端子面层:Nickel/Palladium/Gold (Ni/Pd/Au)端子形式:GULL WING
端子节距:1.27 mm端子位置:DUAL
Base Number Matches:1

74LV125D-T 数据手册

 浏览型号74LV125D-T的Datasheet PDF文件第2页浏览型号74LV125D-T的Datasheet PDF文件第3页浏览型号74LV125D-T的Datasheet PDF文件第4页浏览型号74LV125D-T的Datasheet PDF文件第5页浏览型号74LV125D-T的Datasheet PDF文件第6页浏览型号74LV125D-T的Datasheet PDF文件第7页 
74LV125  
Quad buffer/line driver; 3-state  
Rev. 03 — 7 April 2009  
Product data sheet  
1. General description  
The 74LV125 is a low-voltage Si-gate CMOS device that is pin and function compatible  
with 74HC125 and 74HCT125.  
The 74LV125 provides four non-inverting buffer/line drivers with 3-state outputs. The  
3-state outputs (nY) are controlled by the output enable input (nOE). A HIGH at nOE  
causes the outputs to assume a high-impedance OFF-state.  
2. Features  
I Wide operating voltage: 1.0 V to 5.5 V  
I Optimized for low voltage applications: 1.0 V to 3.6 V  
I Accepts TTL input levels between VCC = 2.7 V and VCC = 3.6 V  
I Typical output ground bounce < 0.8 V at VCC = 3.3 V and Tamb = 25 °C  
I Typical HIGH-level output voltage (VOH) undershoot: > 2 V at VCC = 3.3 V and  
Tamb = 25 °C  
I ESD protection:  
N HBM JESD22-A114E exceeds 2000 V  
N MM JESD22-A115-A exceeds 200 V  
I Multiple package options  
I Specified from 40 °C to +85 °C and from 40 °C to +125 °C  
3. Ordering information  
Table 1.  
Ordering information  
Type number  
Package  
Temperature range Name  
Description  
Version  
74LV125N  
74LV125D  
40 °C to +125 °C  
40 °C to +125 °C  
DIP14  
SO14  
plastic dual in-line package; 14 leads (300 mil)  
SOT27-1  
SOT108-1  
plastic small outline package; 14 leads;  
body width 3.9 mm  
74LV125DB  
74LV125PW  
40 °C to +125 °C  
40 °C to +125 °C  
SSOP14  
plastic shrink small outline package; 14 leads;  
body width 5.3 mm  
SOT337-1  
SOT402-1  
TSSOP14  
plastic thin shrink small outline package; 14 leads;  
body width 4.4 mm  
 
 
 

与74LV125D-T相关器件

型号 品牌 获取价格 描述 数据表
74LV125N NXP

获取价格

Quad buffer/line driver 3-State
74LV125PW NXP

获取价格

Quad buffer/line driver 3-State
74LV125PW,112 NXP

获取价格

74LV125 - Quad buffer/line driver; 3-state TSSOP 14-Pin
74LV125PW,118 NXP

获取价格

74LV125 - Quad buffer/line driver; 3-state TSSOP 14-Pin
74LV125PWDH NXP

获取价格

Quad buffer/line driver 3-State
74LV125PWDH-T NXP

获取价格

LV/LV-A/LVX/H SERIES, QUAD 1-BIT DRIVER, TRUE OUTPUT, PDSO14
74LV125PW-T NXP

获取价格

LV/LV-A/LVX/H SERIES, QUAD 1-BIT DRIVER, TRUE OUTPUT, PDSO14, 4.40 MM, PLASTIC, MO-153, SO
74LV126 NXP

获取价格

Quad buffer/line driver 3-State
74LV126A TI

获取价格

QUADRUPLE BUS BUFFER GATES WITH 3 STATE OUTPUTS
74LV126D NXP

获取价格

Quad buffer/line driver 3-State