Datasheet > 74LV123D

74LV123D

更新时间： 2024-11-22 11:10:15

品牌	Logo	应用领域
安世 - NEXPERIA		/
页数	文件大小	规格书
19页	307K
描述
Dual retriggerable monostable multivibrator with resetProduction

阅读下载

中文翻译

获取价格

数据手册

如果您发现信息不准确，欢迎纠错

74LV123D 数据手册

74LV123

Dual retriggerable monostable multivibrator with reset

Rev. 10 — 14 July 202

Product data sheet

1. General description

The 74LV123 is a dual retriggerable monostable multivibrator with reset. The basic output pulse

width is programmed by selection of external components (R_EXTand C_EXT). Once triggered this

basic pulse width may be extended by retriggering either of the edge triggered inputs (nA or (nB).

By repeating this process, the output pulse period (nQ = HIGH, nQ = LOW) can be made as long

as desired. Alternatively, an output delay can be terminated at any time by a LOW-going edge on

input nRD. Control inputs include clamp diodes. This enables the use of current limiting resistors

to interface inputs to voltages in excess V_CC. Schmitt-trigger action at nA and nB inputs makes the

circuit tolerant of slower input rise and fall times.

2. Features and benefits

•

Wide supply voltage range from 1.0 V to 5.5 V

•

CMOS low power dissipation

Latch-up performance exceeds 100 mA per JESD 78 Class II Level B

Optimized for low-voltage applications: 1.0 V to 3.6 V

Accepts TTL input levels between V_CC= 2.7 V and V_CC= 3.6 V

Typical output ground bounce: < 0.8 V at V_CC= 3.3 V and T_amb= 25 °C

Typical HIGH-level output voltage (V_OH) undershoot: > 2 V at V_CC= 3.3 V and T_amb= 25 °C

DC triggered from active HIGH or active LOW inputs

Retriggerable for very long pulses up to 100 % duty factor

Direct reset terminates output pulses

Schmitt-trigger action on all inputs except for the reset input

Complies with JEDEC standards:

•

JESD8-7 (1.65 V to 1.95 V)

JESD8-5 (2.3 V to 2.7 V)

JESD8C (2.7 V to 3.6 V)

JESD36 (4.5 V to 5.5 V)

•

ESD protection:

•

HBM JESD22-A114F exceeds 2000 V

MM JESD22-A115-A exceeds 200 V

•

Multiple package options

Specified from -40 °C to +85 °C and from -40 °C to +125 °C

3. Ordering information

Table 1. Ordering information

Type number Package

Temperature range Name

Description

Version

74LV123D

-40 °C to +125 °C

SO16

plastic small outline package; 16 leads;

body width 3.9 mm

SOT109-1

74LV123PW

-40 °C to +125 °C

TSSOP16

plastic thin shrink small outline package; 16 leads;

body width 4.4 mm

SOT403-1

12 3 4 5 6 7...19

中文翻译

下载PDF

与74LV123D相关器件

型号	品牌	获取价格	描述	数据表
74LV123D-118	NXP	获取价格	Dual retriggerable monostable multivibrator w
74LV123DB	NXP	获取价格	Dual retriggerable monostable multivibrator with reset
74LV123DB,112	NXP	获取价格	74LV123 - Dual retriggerable monostable multivibrator with reset SSOP1 16-Pin
74LV123DB,118	NXP	获取价格	74LV123 - Dual retriggerable monostable multivibrator with reset SSOP1 16-Pin
74LV123DB-T	NXP	获取价格	IC LV/LV-A/LVX/H SERIES, DUAL MONOSTABLE MULTIVIBRATOR, PDSO16, 5.30 MM, PLASTIC, MO-150,
74LV123D-Q100	NEXPERIA	获取价格	Dual retriggerable monostable multivibrator with resetProduction
74LV123D-T	NXP	获取价格	IC LV/LV-A/LVX/H SERIES, DUAL MONOSTABLE MULTIVIBRATOR, PDSO16, 3.90 MM, PLASTIC, MS-012,
74LV123D-T	PHILIPS	获取价格	Monostable Multivibrator, CMOS, PDSO16,
74LV123N	NXP	获取价格	Dual retriggerable monostable multivibrator with reset
74LV123PW	NXP	获取价格	Dual retriggerable monostable multivibrator with reset

与74LV123D相关文章

解析光耦仿真器：升级光耦合器技术的必要性
2024-11-18

31
英伟达新一代Blackwell GPU过热问题致交付延迟
2024-11-18

22
国产厂商思特威CMOS图像传感器芯片单月出货超1亿颗，技术创新引领行业发展
2024-11-14

51
台积电5nm和3nm产能利用率达100%，半导体行业景气度持续攀升
2024-11-14

50

产品中心

服务支持

精选活动

关于我们

帮助中心

74LV123D

74LV123D 数据手册

与74LV123D相关器件

与74LV123D相关文章

您还可以找

产品中心

服务支持

精选活动

关于我们

帮助中心

74LV123D

74LV123D 数据手册

与74LV123D相关器件

与74LV123D相关文章

您还可以找

您在本页遇到什么问题？