5秒后页面跳转
74LCX74 PDF预览

74LCX74

更新时间: 2024-09-16 22:56:19
品牌 Logo 应用领域
飞兆/仙童 - FAIRCHILD 触发器
页数 文件大小 规格书
11页 529K
描述
Low Voltage Dual D-Type Positive Edge-Triggered Flip-Flop with 5V Tolerant Inputs

74LCX74 数据手册

 浏览型号74LCX74的Datasheet PDF文件第2页浏览型号74LCX74的Datasheet PDF文件第3页浏览型号74LCX74的Datasheet PDF文件第4页浏览型号74LCX74的Datasheet PDF文件第5页浏览型号74LCX74的Datasheet PDF文件第6页浏览型号74LCX74的Datasheet PDF文件第7页 
March 1995  
Revised February 2005  
74LCX74  
Low Voltage Dual D-Type Positive  
Edge-Triggered Flip-Flop with 5V Tolerant Inputs  
General Description  
Features  
5V tolerant inputs  
The LCX74 is a dual D-type flip-flop with Asynchronous  
Clear and Set inputs and complementary (Q, Q) outputs.  
Information at the input is transferred to the outputs on the  
positive edge of the clock pulse. After the Clock Pulse input  
threshold voltage has been passed, the Data input is  
locked out and information present will not be transferred to  
the outputs until the next rising edge of the Clock Pulse  
input.  
2.3V–3.6V VCC specifications provided  
7.0 ns tPD max (VCC 3.3V), 10 A ICC max  
Power down high impedance inputs and outputs  
24 mA output drive (VCC 3.0V)  
Implements patented noise/EMI reduction circuitry  
Latch-up performance exceeds JEDEC 78 conditions  
ESD performance:  
Asynchronous Inputs:  
LOW input to SD (Set) sets Q to HIGH level  
Human body model 2000V  
LOW input to CD (Clear) sets Q to LOW level  
Machine model 200V  
Clear and Set are independent of clock  
Simultaneous LOW on CD and SD makes both Q and  
Q HIGH  
Leadless Pb-Free DQFN package  
Ordering Code:  
Package  
Order Number  
Package Description  
Number  
74LCX74M  
M14A  
M14A  
14-Lead Small Outline Integrated Circuit (SOIC), JEDEC MS-012, 0.150" Narrow  
74LCX74MX_NL  
(Note 2)  
Pb-Free 14-Lead Small Outline Integrated Circuit (SOIC), JEDEC MS-012, 0.150" Narrow  
74LCX74SJ  
M14D  
Pb-Free 14-Lead Small Outline Package (SOP), EIAJ TYPE II, 5.3mm Wide  
74LCX74BQX  
(Note 1)  
MLP014A Pb-Free 14-Terminal Depopulated Quad Very-Thin Flat Pack No Leads (DQFN), JEDEC  
MO-241, 2.5 x 3.0mm  
74LCX74MTC  
MTC14  
MTC14  
14-Lead Thin Shrink Small Outline Package (TSSOP), JEDEC MO-153, 4.4mm Wide  
74LCX74MTCX_NL  
(Note 2)  
Pb-Free 14-Lead Thin Shrink Small Outline Package (TSSOP), JEDEC MO-153, 4.4mm  
Wide  
Devices also available in Tape and Reel. Specify by appending the suffix letter Xto the ordering code.  
Pb-Free package per JEDEC J-STD-020B.  
Note 1: DQFN package available in Tape and Reel only.  
Note 2: _NLindicates Pb-Free package (per JEDEC J-STD-020B). Device available in Tape and Reel only.  
© 2005 Fairchild Semiconductor Corporation  
DS012414  
www.fairchildsemi.com  

与74LCX74相关器件

型号 品牌 获取价格 描述 数据表
74LCX74_06 STMICROELECTRONICS

获取价格

Low voltage CMOS dual D-Type Flip Flop with 5V tolerant inputs
74LCX74_08 FAIRCHILD

获取价格

74LCX74 Low Voltage Dual D-Type Positive Edge-Triggered Flip-Flop with 5V Tolerant Inputs
74LCX74BQX FAIRCHILD

获取价格

Low Voltage Dual D-Type Positive Edge-Triggered Flip-Flop with 5V Tolerant Inputs
74LCX74BQX ONSEMI

获取价格

低压双通道D型正边沿触发式触发器,带5V容差输入
74LCX74FT TOSHIBA

获取价格

CMOS Logic ICs - 74LCX Series
74LCX74M FAIRCHILD

获取价格

Low Voltage Dual D-Type Positive Edge-Triggered Flip-Flop with 5V Tolerant Inputs
74LCX74M ONSEMI

获取价格

低压双通道D型正边沿触发式触发器,带5V容差输入
74LCX74MTC FAIRCHILD

获取价格

Low Voltage Dual D-Type Positive Edge-Triggered Flip-Flop with 5V Tolerant Inputs
74LCX74MTC ONSEMI

获取价格

低压双通道D型正边沿触发式触发器,带5V容差输入
74LCX74MTC_NL FAIRCHILD

获取价格

D Flip-Flop, LVC/LCX/Z Series, 2-Func, Positive Edge Triggered, 1-Bit, Complementary Outpu