5秒后页面跳转
74GTL16612DGGRG4 PDF预览

74GTL16612DGGRG4

更新时间: 2024-02-15 21:39:22
品牌 Logo 应用领域
德州仪器 - TI 信息通信管理光电二极管输出元件逻辑集成电路触发器电视
页数 文件大小 规格书
16页 749K
描述
GTL/TVC SERIES, 18-BIT REGISTERED TRANSCEIVER, TRUE OUTPUT, PDSO56, GREEN, PLASTIC, TSSOP-56

74GTL16612DGGRG4 技术参数

是否无铅: 不含铅是否Rohs认证: 符合
生命周期:Obsolete零件包装代码:TSSOP
包装说明:TSSOP, TSSOP56,.3,20针数:56
Reach Compliance Code:compliantHTS代码:8542.39.00.01
风险等级:5.73其他特性:TRANSLATES BETWEEN GTL LEVELS AND LVTTL OR 5V TTL LEVELS
控制类型:INDEPENDENT CONTROL计数方向:BIDIRECTIONAL
系列:GTL/TVCJESD-30 代码:R-PDSO-G56
JESD-609代码:e4长度:14 mm
逻辑集成电路类型:REGISTERED BUS TRANSCEIVER最大I(ol):0.064 A
湿度敏感等级:1位数:18
功能数量:1端口数量:2
端子数量:56最高工作温度:85 °C
最低工作温度:-40 °C输出特性:3-STATE
输出极性:TRUE封装主体材料:PLASTIC/EPOXY
封装代码:TSSOP封装等效代码:TSSOP56,.3,20
封装形状:RECTANGULAR封装形式:SMALL OUTLINE, THIN PROFILE, SHRINK PITCH
包装方法:TAPE AND REEL峰值回流温度(摄氏度):260
电源:3.3,5 VProp。Delay @ Nom-Sup:6.3 ns
传播延迟(tpd):6.1 ns认证状态:Not Qualified
座面最大高度:1.2 mm子类别:Bus Driver/Transceivers
最大供电电压 (Vsup):3.45 V最小供电电压 (Vsup):3.15 V
标称供电电压 (Vsup):3.3 V表面贴装:YES
技术:BICMOS温度等级:INDUSTRIAL
端子面层:Nickel/Palladium/Gold (Ni/Pd/Au)端子形式:GULL WING
端子节距:0.5 mm端子位置:DUAL
处于峰值回流温度下的最长时间:NOT SPECIFIED翻译:GTL & LVTTL
触发器类型:POSITIVE EDGE宽度:6.1 mm
Base Number Matches:1

74GTL16612DGGRG4 数据手册

 浏览型号74GTL16612DGGRG4的Datasheet PDF文件第2页浏览型号74GTL16612DGGRG4的Datasheet PDF文件第3页浏览型号74GTL16612DGGRG4的Datasheet PDF文件第4页浏览型号74GTL16612DGGRG4的Datasheet PDF文件第5页浏览型号74GTL16612DGGRG4的Datasheet PDF文件第6页浏览型号74GTL16612DGGRG4的Datasheet PDF文件第7页 
SN54GTL16612, SN74GTL16612  
18-BIT LVTTL-TO-GTL/GTL+ UNIVERSAL BUS TRANSCEIVERS  
www.ti.com  
SCBS480KJUNE 1994REVISED JULY 2005  
FEATURES  
SN54GTL16612. . . WD PACKAGE  
Members of Texas Instruments Widebus™  
Family  
SN74GTL16612. . . DGG OR DL PACKAGE  
(TOP VIEW)  
UBT™ Transceivers Combine D-Type Latches  
and D-Type Flip-Flops for Operation in  
Transparent, Latched, Clocked, or  
Clock-Enabled Modes  
OEAB  
LEAB  
A1  
GND  
A2  
A3  
(3.3 V)  
A4  
CEAB  
CLKAB  
1
2
3
4
5
6
7
8
9
56  
55  
54 B1  
GND  
53  
52  
51  
50  
OEC™ Circuitry Improves Signal Integrity and  
Reduces Electromagnetic Interference  
B2  
B3  
V
Translate Between GTL/GTL+ Signal Levels  
and LVTTL Logic Levels  
V
CC  
(5 V)  
CC  
49 B4  
48 B5  
47 B6  
Support Mixed-Mode (3.3 V and 5 V) Signal  
Operation on A-Port and Control Inputs  
A5  
A6 10  
Identical to '16601 Function  
GND  
A7  
A8  
GND  
B7  
B8  
11  
12  
13  
46  
45  
44  
Ioff Supports Partial-Power-Down Mode  
Operation  
A9 14  
A10 15  
A11 16  
A12 17  
43 B9  
Bus Hold on Data Inputs Eliminates the Need  
for External Pullup/Pulldown Resistors on  
A Port  
42 B10  
41 B11  
40 B12  
Distributed VCC and GND Pins Minimize  
High-Speed Switching Noise  
GND  
GND  
18  
39  
A13 19  
A14 20  
38 B13  
37 B14  
36 B15  
Latch-Up Performance Exceeds 500 mA Per  
JESD 17  
A15 21  
V
CC  
(3.3 V) 22  
A16 23  
35  
V
REF  
34 B16  
A17 24  
33 B17  
GND 25  
A18 26  
32 GND  
31 B18  
OEBA 27  
LEBA 28  
30 CLKBA  
29 CEBA  
DESCRIPTION/ORDERING INFORMATION  
The 'GTL16612 devices are 18-bit UBT™ transceivers that provide LVTTL-to-GTL/GTL+ and  
GTL/GTL+-to-LVTTL signal-level translation. They combine D-type flip-flops and D-type latches to allow for  
transparent, latched, clocked, and clock-enabled modes of data transfer identical to the '16601 function. The  
devices provide an interface between cards operating at LVTTL logic levels and a backplane operating at  
GTL/GTL+ signal levels. Higher-speed operation is a direct result of the reduced output swing (<1 V), reduced  
input threshold levels, and OEC™ circuitry.  
The user has the flexibility of using these devices at either GTL (VTT = 1.2 V and VREF = 0.8 V) or the preferred  
higher noise margin GTL+ (VTT = 1.5 V and VREF = 1 V) signal levels. GTL+ is the Texas Instruments derivative  
of the Gunning Transceiver Logic (GTL) JEDEC standard JESD 8-3. The B port normally operates at GTL or  
GTL+ signal levels, while the A-port and control inputs are compatible with LVTTL logic levels and are 5-V  
tolerant. VREF is the reference input voltage for the B port.  
VCC (5 V) supplies the internal and GTL circuitry while VCC (3.3 V) supplies the LVTTL output buffers.  
Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas  
Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.  
Widebus, UBT, OEC are trademarks of Texas Instruments.  
PRODUCTION DATA information is current as of publication date.  
Copyright © 1994–2005, Texas Instruments Incorporated  
Products conform to specifications per the terms of the Texas  
On products compliant to MIL-PRF-38535, all parameters are  
Instruments standard warranty. Production processing does not  
tested unless otherwise noted. On all other products, production  
necessarily include testing of all parameters.  
processing does not necessarily include testing of all parameters.  

与74GTL16612DGGRG4相关器件

型号 品牌 获取价格 描述 数据表
74GTL16612DL NXP

获取价格

IC GTL/TVC SERIES, 18-BIT REGISTERED TRANSCEIVER, TRUE OUTPUT, PDSO56, Bus Driver/Transcei
74GTL16612DL-T NXP

获取价格

IC GTL/TVC SERIES, 18-BIT REGISTERED TRANSCEIVER, TRUE OUTPUT, PDSO56, Bus Driver/Transcei
74GTL16616DGGRE4 TI

获取价格

17-BIT LVTTL-TO-GTL/GTL+ UNIVERSAL BUS TRANSCEIVER WITH BUFFERED CLOCK OUTPUTS
74GTL16616DGGRG4 TI

获取价格

GTL/TVC SERIES, 17-BIT REGISTERED TRANSCEIVER, TRUE OUTPUT, PDSO56, GREEN, PLASTIC, TSSOP-
74GTL16622ADGGRE4 TI

获取价格

18-BIT LVTTL-TO-GTL/GTL+ BUS TRANSCEIVER
74GTL16622ADGGRG4 TI

获取价格

GTL/TVC SERIES, DUAL 9-BIT REGISTERED TRANSCEIVER, TRUE OUTPUT, PDSO64, GREEN, PLASTIC, TS
74GTL16622DGG NXP

获取价格

IC GTL/TVC SERIES, 18-BIT REGISTERED TRANSCEIVER, TRUE OUTPUT, PDSO56, Bus Driver/Transcei
74GTL16622DGG-T NXP

获取价格

IC GTL/TVC SERIES, 18-BIT REGISTERED TRANSCEIVER, TRUE OUTPUT, PDSO56, Bus Driver/Transcei
74GTL16622DL NXP

获取价格

IC GTL/TVC SERIES, 18-BIT REGISTERED TRANSCEIVER, TRUE OUTPUT, PDSO56, Bus Driver/Transcei
74GTL16622DL-T NXP

获取价格

IC GTL/TVC SERIES, 18-BIT REGISTERED TRANSCEIVER, TRUE OUTPUT, PDSO56, Bus Driver/Transcei