Datasheet > 74AVCH1T45_09

74AVCH1T45_09

更新时间： 2024-11-06 06:31:51

品牌	Logo	应用领域
恩智浦 - NXP		/
页数	文件大小	规格书
22页	116K
描述
Dual supply translating transceiver; 3-state

阅读下载

中文翻译

获取价格

数据手册

如果您发现信息不准确，欢迎纠错

74AVCH1T45_09 数据手册

74AVCH1T45

Dual supply translating transceiver; 3-state

Rev. 02 — 5 May 2009

Product data sheet

1. General description

The 74AVCH1T45 is a single bit, dual supply transceiver that enables bidirectional level

translation. It features two data input-output ports (A and B), a direction control input (DIR)

and dual supply pins (V_CC(A)and V_CC(B)). Both V_CC(A)and V_CC(B)can be supplied at any

voltage between 0.8 V and 3.6 V making the device suitable for translating between any of

the low voltage nodes (0.8 V, 1.2 V, 1.5 V, 1.8 V, 2.5 V and 3.3 V). Pins A and DIR are

referenced to V_CC(A)and pin B is referenced to V_CC(B). A HIGH on DIR allows transmission

from A to B and a LOW on DIR allows transmission from B to A.

The device is fully speciﬁed for partial power-down applications using I_OFF. The I_OFF

circuitry disables the output, preventing any damaging backﬂow current through the

device when it is powered down. In suspend mode when either V_CC(A)or V_CC(B)are at

GND level, both A and B are in the high-impedance OFF-state.

The 74AVCH1T45 has active bus hold circuitry which is provided to hold unused or

ﬂoating data inputs at a valid logic level. This feature eliminates the need for external

pull-up or pull-down resistors.

2. Features

I Wide supply voltage range:

N V_CC(A): 0.8 V to 3.6 V

N V_CC(B): 0.8 V to 3.6 V

I High noise immunity

I Complies with JEDEC standards:

N JESD8-12 (0.8 V to 1.3 V)

N JESD8-11 (0.9 V to 1.65 V)

N JESD8-7 (1.2 V to 1.95 V)

N JESD8-5 (1.8 V to 2.7 V)

N JESD8-B (2.7 V to 3.6 V)

I ESD protection:

N HBM JESD22-A114E Class 3B exceeds 8000 V

N MM JESD22-A115-A exceeds 200 V

N CDM JESD22-C101C exceeds 1000 V

I Maximum data rates:

N 500 Mbit/s (1.8 V to 3.3 V translation)

N 320 Mbit/s (< 1.8 V to 3.3 V translation)

N 320 Mbit/s (translate to 2.5 V or 1.8 V)

N 280 Mbit/s (translate to 1.5 V)

12 3 4 5 6 7...22

中文翻译

下载PDF

与74AVCH1T45_09相关器件

型号	品牌	获取价格	描述	数据表
74AVCH1T45DBVRE4	TI	获取价格	SINGLE-BIT DUAL-SUPPLY BUS TRANSCEIVER WITH CONFIGURABLE VOLTAGE TRANSLATION ND 3-STATE O
74AVCH1T45DBVRG4	TI	获取价格	SINGLE-BIT DUAL-SUPPLY BUS TRANSCEIVER WITH CONFIGURABLE VOLTAGE TRANSLATION ND 3-STATE O
74AVCH1T45DBVTE4	TI	获取价格	SINGLE-BIT DUAL-SUPPLY BUS TRANSCEIVER WITH CONFIGURABLE VOLTAGE TRANSLATION ND 3-STATE O
74AVCH1T45DBVTG4	TI	获取价格	SINGLE-BIT DUAL-SUPPLY BUS TRANSCEIVER WITH CONFIGURABLE VOLTAGE TRANSLATION ND 3-STATE O
74AVCH1T45DCKRE4	TI	获取价格	SINGLE-BIT DUAL-SUPPLY BUS TRANSCEIVER WITH CONFIGURABLE VOLTAGE TRANSLATION ND 3-STATE O
74AVCH1T45DCKRG4	TI	获取价格	SINGLE-BIT DUAL-SUPPLY BUS TRANSCEIVER WITH CONFIGURABLE VOLTAGE TRANSLATION ND 3-STATE O
74AVCH1T45DCKTE4	TI	获取价格	SINGLE-BIT DUAL-SUPPLY BUS TRANSCEIVER WITH CONFIGURABLE VOLTAGE TRANSLATION ND 3-STATE O
74AVCH1T45DCKTG4	TI	获取价格	SINGLE-BIT DUAL-SUPPLY BUS TRANSCEIVER WITH CONFIGURABLE VOLTAGE TRANSLATION ND 3-STATE O
74AVCH1T45GM	NXP	获取价格	Dual supply translating transceiver; 3-state
74AVCH1T45GM	NEXPERIA	获取价格	Dual-supply voltage level translator/transceiver; 3-stateProduction

与74AVCH1T45_09相关文章

英伟达新AI芯片Rubin或提前半年亮相
2024-11-05

14
苹果iPhone 17将全系采用三星/LG显示LTPO OLED面板
2024-11-05

12
三星深化印度制造布局，供应链本地化进程加速
2024-10-29

36
芯擎科技“星辰一号”自动驾驶芯片点亮成功，2025年量产在即
2024-10-29

33

产品中心

服务支持

精选活动

关于我们

帮助中心

74AVCH1T45_09

74AVCH1T45_09 数据手册

与74AVCH1T45_09相关器件

与74AVCH1T45_09相关文章

您还可以找

产品中心

服务支持

精选活动

关于我们

帮助中心

74AVCH1T45_09

74AVCH1T45_09 数据手册

与74AVCH1T45_09相关器件

与74AVCH1T45_09相关文章

您还可以找

您在本页遇到什么问题？