5秒后页面跳转
74AUP1T34 PDF预览

74AUP1T34

更新时间: 2024-01-26 06:34:44
品牌 Logo 应用领域
恩智浦 - NXP /
页数 文件大小 规格书
19页 100K
描述
Low-power dual supply translating buffer

74AUP1T34 技术参数

Source Url Status Check Date:2013-06-14 00:00:00生命周期:Obsolete
零件包装代码:TSSOT包装说明:TSSOP,
针数:5Reach Compliance Code:unknown
HTS代码:8542.39.00.01风险等级:5.43
系列:AUP/ULP/VJESD-30 代码:R-PDSO-G5
长度:2.05 mm逻辑集成电路类型:BUFFER
功能数量:2输入次数:1
端子数量:5最高工作温度:125 °C
最低工作温度:-40 °C封装主体材料:PLASTIC/EPOXY
封装代码:TSSOP封装形状:RECTANGULAR
封装形式:SMALL OUTLINE, THIN PROFILE, SHRINK PITCH传播延迟(tpd):33.5 ns
认证状态:Not Qualified座面最大高度:1.1 mm
最大供电电压 (Vsup):3.6 V最小供电电压 (Vsup):1.1 V
标称供电电压 (Vsup):1.2 V表面贴装:YES
技术:CMOS温度等级:AUTOMOTIVE
端子形式:GULL WING端子节距:0.65 mm
端子位置:DUAL宽度:1.25 mm
Base Number Matches:1

74AUP1T34 数据手册

 浏览型号74AUP1T34的Datasheet PDF文件第7页浏览型号74AUP1T34的Datasheet PDF文件第8页浏览型号74AUP1T34的Datasheet PDF文件第9页浏览型号74AUP1T34的Datasheet PDF文件第11页浏览型号74AUP1T34的Datasheet PDF文件第12页浏览型号74AUP1T34的Datasheet PDF文件第13页 
74AUP1T34  
NXP Semiconductors  
Low-power dual supply translating buffer  
Table 8.  
Dynamic characteristics …continued  
Voltages are referenced to GND (ground = 0 V); for test circuit see Figure 8.  
Symbol Parameter  
Conditions  
25 °C  
40 °C to +125 °C  
Max Max  
(85 °C) (125 °C)  
Unit  
Min Typ[1] Max Min  
CL = 15 pF; VCC(A) = 1.1 V to 1.3 V  
tpd propagation delay A to Y; see Figure 7  
[2]  
[2]  
[2]  
[2]  
[2]  
VCC(Y) = 1.1 V to 1.3 V  
VCC(Y) = 1.4 V to 1.6 V  
VCC(Y) = 1.65 V to 1.95 V  
VCC(Y) = 2.3 V to 2.7 V  
VCC(Y) = 3.0 V to 3.6 V  
3.0  
3.1  
2.8  
2.6  
2.9  
11.5 28.6 2.8  
29.2  
18.6  
15.2  
11.6  
10.3  
29.2  
19.1  
15.8  
12.1  
10.6  
ns  
ns  
ns  
ns  
ns  
8.3  
7.1  
6.1  
5.7  
17.3 2.7  
14.1 2.7  
11.1 2.7  
9.9  
2.6  
CL = 15 pF; VCC(A) = 1.4 V to 1.6 V  
tpd propagation delay A to Y; see Figure 7  
VCC(Y) = 1.1 V to 1.3 V  
VCC(Y) = 1.4 V to 1.6 V  
VCC(Y) = 1.65 V to 1.95 V  
VCC(Y) = 2.3 V to 2.7 V  
VCC(Y) = 3.0 V to 3.6 V  
2.8  
2.8  
2.5  
2.3  
2.6  
10.8 27.1 2.6  
27.7  
17.0  
13.5  
9.9  
27.7  
17.6  
14.1  
10.3  
8.7  
ns  
ns  
ns  
ns  
ns  
7.6  
6.3  
5.3  
4.9  
15.7 2.4  
12.3 2.4  
9.2  
7.8  
2.4  
2.3  
8.3  
CL = 15 pF; VCC(A) = 1.65 V to 1.95 V  
tpd propagation delay A to Y; see Figure 7  
VCC(Y) = 1.1 V to 1.3 V  
VCC(Y) = 1.4 V to 1.6 V  
VCC(Y) = 1.65 V to 1.95 V  
VCC(Y) = 2.3 V to 2.7 V  
VCC(Y) = 3.0 V to 3.6 V  
2.7  
2.7  
2.4  
2.2  
2.5  
10.5 26.4 2.5  
27.1  
16.4  
12.8  
9.2  
27.3  
17.0  
13.5  
9.7  
ns  
ns  
ns  
ns  
ns  
7.2  
6.0  
4.9  
4.5  
15.0 2.3  
11.7 2.3  
8.5  
7.1  
2.2  
2.2  
7.7  
8.0  
CL = 15 pF; VCC(A) = 2.3 V to 2.7 V  
tpd propagation delay A to Y; see Figure 7  
VCC(Y) = 1.1 V to 1.3 V  
VCC(Y) = 1.4 V to 1.6 V  
VCC(Y) = 1.65 V to 1.95 V  
VCC(Y) = 2.3 V to 2.7 V  
VCC(Y) = 3.0 V to 3.6 V  
2.6  
2.7  
2.4  
2.1  
2.4  
10.1 26.0 2.4  
26.7  
15.7  
12.1  
8.4  
26.7  
16.3  
12.7  
8.9  
ns  
ns  
ns  
ns  
ns  
6.9  
5.6  
4.5  
4.1  
14.3 2.3  
10.9 2.2  
7.6  
6.2  
2.2  
2.1  
6.8  
7.2  
CL = 15 pF; VCC(A) = 3.0 V to 3.6 V  
tpd  
propagation delay A to Y; see Figure 7  
VCC(Y) = 1.1 V to 1.3 V  
VCC(Y) = 1.4 V to 1.6 V  
VCC(Y) = 1.65 V to 1.95 V  
VCC(Y) = 2.3 V to 2.7 V  
VCC(Y) = 3.0 V to 3.6 V  
2.6  
2.7  
2.4  
2.1  
2.4  
9.8  
6.6  
5.4  
4.3  
3.9  
25.7 2.4  
14.0 2.3  
10.5 2.2  
26.2  
15.2  
11.6  
7.9  
26.2  
15.7  
12.1  
8.4  
ns  
ns  
ns  
ns  
ns  
7.3  
5.9  
2.2  
2.1  
6.4  
6.8  
74AUP1T34_1  
© NXP B.V. 2006. All rights reserved.  
Product data sheet  
Rev. 01 — 4 December 2006  
10 of 19  

与74AUP1T34相关器件

型号 品牌 描述 获取价格 数据表
74AUP1T34GF NXP Low-power dual supply translating buffer

获取价格

74AUP1T34GM NXP Low-power dual supply translating buffer

获取价格

74AUP1T34GM NEXPERIA Low-power dual supply translating bufferProduction

获取价格

74AUP1T34GM-Q100 NEXPERIA Low-power dual supply translating buffer

获取价格

74AUP1T34GN NEXPERIA Low-power dual supply translating bufferProduction

获取价格

74AUP1T34GS NEXPERIA Low-power dual supply translating bufferProduction

获取价格