5秒后页面跳转
74ALVC373PW,112 PDF预览

74ALVC373PW,112

更新时间: 2024-11-25 14:50:19
品牌 Logo 应用领域
恩智浦 - NXP 驱动光电二极管逻辑集成电路
页数 文件大小 规格书
17页 92K
描述
74ALVC373 - Octal D-type transparent latch; 3-state TSSOP2 20-Pin

74ALVC373PW,112 技术参数

是否Rohs认证:符合生命周期:Transferred
零件包装代码:TSSOP2包装说明:TSSOP, TSSOP20,.25
针数:20Reach Compliance Code:compliant
HTS代码:8542.39.00.01风险等级:5.31
Is Samacsys:N系列:ALVC/VCX/A
JESD-30 代码:R-PDSO-G20JESD-609代码:e4
长度:6.5 mm负载电容(CL):50 pF
逻辑集成电路类型:BUS DRIVER最大I(ol):0.024 A
湿度敏感等级:1位数:8
功能数量:1端口数量:2
端子数量:20最高工作温度:85 °C
最低工作温度:-40 °C输出特性:3-STATE
输出极性:TRUE封装主体材料:PLASTIC/EPOXY
封装代码:TSSOP封装等效代码:TSSOP20,.25
封装形状:RECTANGULAR封装形式:SMALL OUTLINE, THIN PROFILE, SHRINK PITCH
峰值回流温度(摄氏度):260电源:3.3 V
Prop。Delay @ Nom-Sup:3.3 ns传播延迟(tpd):6 ns
认证状态:Not Qualified座面最大高度:1.1 mm
子类别:FF/Latches最大供电电压 (Vsup):3.6 V
最小供电电压 (Vsup):1.65 V标称供电电压 (Vsup):2.7 V
表面贴装:YES技术:CMOS
温度等级:INDUSTRIAL端子面层:NICKEL PALLADIUM GOLD
端子形式:GULL WING端子节距:0.65 mm
端子位置:DUAL处于峰值回流温度下的最长时间:30
宽度:4.4 mmBase Number Matches:1

74ALVC373PW,112 数据手册

 浏览型号74ALVC373PW,112的Datasheet PDF文件第2页浏览型号74ALVC373PW,112的Datasheet PDF文件第3页浏览型号74ALVC373PW,112的Datasheet PDF文件第4页浏览型号74ALVC373PW,112的Datasheet PDF文件第5页浏览型号74ALVC373PW,112的Datasheet PDF文件第6页浏览型号74ALVC373PW,112的Datasheet PDF文件第7页 
74ALVC373  
Octal D-type transparent latch; 3-state  
Rev. 02 — 18 October 2007  
Product data sheet  
1. General description  
The 74ALVC373 is an octal D-type transparent latch featuring separate D-type inputs for  
each latch and 3-state true outputs for bus-oriented applications. A latch enable (LE) input  
and an outputs enable (OE) input are common to all latches.  
When pin LE is HIGH, data at the D-inputs (pins D0 to D7) enters the latches. In this  
condition, the latches are transparent, that is, a latch output will change each time its  
corresponding D-input changes. When pin LE is LOW, the latches store the information  
that was present at the D-inputs one set-up time preceding the HIGH-to-LOW transition of  
pin LE.  
When pin OE is LOW, the contents of the eight latches are available at the Q-outputs (pins  
Q0 to Q7). When pin OE is HIGH, the outputs go to the high-impedance OFF-state.  
Operation of input pin OE does not affect the state of the latches.  
The 74ALVC373 is functionally identical to the 74ALVC573, but has a different pin  
arrangement.  
2. Features  
Wide supply voltage range from 1.65 V to 3.6 V  
3.6 V tolerant inputs/outputs  
CMOS low power consumption  
Direct interface with TTL levels (2.7 V to 3.6 V)  
Power-down mode  
Latch-up performance exceeds 250 mA  
Complies with JEDEC standards:  
JESD8-7 (1.65 V to 1.95 V)  
JESD8-5 (2.3 V to 2.7 V)  
JESD8B/JESD36 (2.7 V to 3.6 V)  
ESD protection:  
HBM JESD22-A114E exceeds 2000 V  
MM JESD22-A 115-A exceeds 200 V  
 
 

74ALVC373PW,112 替代型号

型号 品牌 替代类型 描述 数据表
74ALVC373PW NXP

完全替代

Octal D-type transparent latch 3-state

与74ALVC373PW,112相关器件

型号 品牌 获取价格 描述 数据表
74ALVC374 NXP

获取价格

Octal D-type flip-flop positive edge-trigger
74ALVC374BQ NXP

获取价格

Octal D-type flip-flop; positive-edge trigger; 3-state
74ALVC374BQ NEXPERIA

获取价格

Octal D-type flip-flop; positive-edge trigger; 3-stateProduction
74ALVC374D NXP

获取价格

Octal D-type flip-flop positive edge-trigger
74ALVC374D NEXPERIA

获取价格

Octal D-type flip-flop; positive-edge trigger; 3-stateProduction
74ALVC374D,118 NXP

获取价格

74ALVC374 - Octal D-type flip-flop; positive-edge trigger; 3-state SOP 20-Pin
74ALVC374PW NXP

获取价格

Octal D-type flip-flop positive edge-trigger
74ALVC374PW NEXPERIA

获取价格

Octal D-type flip-flop; positive-edge trigger; 3-stateProduction
74ALVC374PW,112 NXP

获取价格

74ALVC374 - Octal D-type flip-flop; positive-edge trigger; 3-state TSSOP2 20-Pin
74ALVC374PW,118 NXP

获取价格

74ALVC374 - Octal D-type flip-flop; positive-edge trigger; 3-state TSSOP2 20-Pin