5秒后页面跳转
74ALVC541D-Q100 PDF预览

74ALVC541D-Q100

更新时间: 2024-11-26 11:12:39
品牌 Logo 应用领域
安世 - NEXPERIA 驱动光电二极管逻辑集成电路
页数 文件大小 规格书
14页 256K
描述
Octal buffer/line driver; 3-stateProduction

74ALVC541D-Q100 技术参数

是否Rohs认证: 符合生命周期:Active
包装说明:7.50 MM, PLASTIC, MS-013, SOT163-1, SOP-20Reach Compliance Code:compliant
HTS代码:8542.39.00.01风险等级:5.71
系列:ALVC/VCX/AJESD-30 代码:R-PDSO-G20
JESD-609代码:e4长度:12.8 mm
逻辑集成电路类型:BUS DRIVER湿度敏感等级:1
位数:8功能数量:1
端口数量:2端子数量:20
最高工作温度:85 °C最低工作温度:-40 °C
输出特性:3-STATE输出极性:TRUE
封装主体材料:PLASTIC/EPOXY封装代码:SOP
封装形状:RECTANGULAR封装形式:SMALL OUTLINE
峰值回流温度(摄氏度):NOT SPECIFIED传播延迟(tpd):4.6 ns
筛选级别:AEC-Q100座面最大高度:2.65 mm
最大供电电压 (Vsup):3.6 V最小供电电压 (Vsup):1.65 V
标称供电电压 (Vsup):1.8 V表面贴装:YES
技术:CMOS温度等级:INDUSTRIAL
端子面层:Nickel/Palladium/Gold (Ni/Pd/Au)端子形式:GULL WING
端子节距:1.27 mm端子位置:DUAL
处于峰值回流温度下的最长时间:NOT SPECIFIED宽度:7.5 mm

74ALVC541D-Q100 数据手册

 浏览型号74ALVC541D-Q100的Datasheet PDF文件第2页浏览型号74ALVC541D-Q100的Datasheet PDF文件第3页浏览型号74ALVC541D-Q100的Datasheet PDF文件第4页浏览型号74ALVC541D-Q100的Datasheet PDF文件第5页浏览型号74ALVC541D-Q100的Datasheet PDF文件第6页浏览型号74ALVC541D-Q100的Datasheet PDF文件第7页 
74ALVC541-Q100  
Octal buffer/line driver; 3-state  
Rev. 4 — 11 July 2023  
Product data sheet  
1. General description  
The 74ALVC541-Q100 is an 8-bit buffer/line driver with 3-state outputs. The device features two  
output enables (OE1 and OE2). A HIGH on OEn causes the associated outputs to assume a  
high-impedance OFF-state.  
Schmitt trigger action on all inputs makes the device tolerant of slow rise and fall times.  
This device is fully specified for partial power down applications using IOFF. The IOFF circuitry  
disables the output, preventing the potentially damaging backflow current through the device when  
it is powered down.  
This product has been qualified to the Automotive Electronics Council (AEC) standard Q100  
(Grade 1) and is suitable for use in automotive applications.  
2. Features and benefits  
Automotive product qualification in accordance with AEC-Q100 (Grade 1)  
Specified from -40 °C to +85 °C and from -40 °C to +125 °C  
Wide supply voltage range from 1.65 V to 3.6 V  
CMOS low power dissipation  
Overvoltage tolerant inputs to 3.6 V  
Direct interface with TTL levels  
IOFF circuitry provides partial Power-down mode operation  
Latch-up performance exceeds 250 mA per JESD78 Class II.A  
Complies with JEDEC standard:  
JESD8-7 (1.65 V to 1.95 V )  
JESD8-5 (2.3 V to 2.5 V)  
JESD8B (2.7 V to 3.6 V)  
ESD protection:  
HBM: ANSI/ESDA/JEDEC JS-001 class 2 exceeds 2000 V  
CDM: ANSI/ESDA/JEDEC JS-002 class C3 exceeds 1000 V  
Multiple package options  
DHVQFN package with Side-Wettable Flanks enabling Automatic Optical Inspection (AOI) of  
solder joints  
 
 

与74ALVC541D-Q100相关器件

型号 品牌 获取价格 描述 数据表
74ALVC541PW NEXPERIA

获取价格

Octal buffer/line driver; 3-stateProduction
74ALVC541PW NXP

获取价格

Octal buffer/line driver; 3-state
74ALVC541PW,118 NXP

获取价格

74ALVC541 - Octal buffer/line driver; 3-state TSSOP2 20-Pin
74ALVC541PW-Q100 NXP

获取价格

ALVC/VCX/A SERIES, 8-BIT DRIVER, TRUE OUTPUT, PDSO20, 4.40 MM, PLASTIC, MO-153, SOT360-1,
74ALVC541PW-Q100 NEXPERIA

获取价格

Octal buffer/line driver; 3-stateProduction
74ALVC573 NXP

获取价格

Octal D-type transparent latch 3-state
74ALVC573BQ NXP

获取价格

Octal D-type transparent latch 3-state
74ALVC573BQ NEXPERIA

获取价格

Octal D-type transparent latch; 3-stateProduction
74ALVC573BQ,115 NXP

获取价格

74ALVC573 - Octal D-type transparent latch; 3-state QFN 20-Pin
74ALVC573D NXP

获取价格

Octal D-type transparent latch 3-state