5秒后页面跳转
74ALVC373BQ PDF预览

74ALVC373BQ

更新时间: 2024-11-22 11:12:35
品牌 Logo 应用领域
安世 - NEXPERIA /
页数 文件大小 规格书
15页 275K
描述
Octal D-type transparent latch; 3-stateProduction

74ALVC373BQ 技术参数

是否Rohs认证: 符合生命周期:Active
包装说明:HVQCCN,Reach Compliance Code:compliant
HTS代码:8542.39.00.01风险等级:5.63
系列:ALVC/VCX/AJESD-30 代码:R-PQCC-N20
JESD-609代码:e4长度:4.5 mm
逻辑集成电路类型:BUS DRIVER湿度敏感等级:1
位数:8功能数量:1
端口数量:2端子数量:20
最高工作温度:85 °C最低工作温度:-40 °C
输出特性:3-STATE输出极性:TRUE
封装主体材料:PLASTIC/EPOXY封装代码:HVQCCN
封装形状:RECTANGULAR封装形式:CHIP CARRIER, HEAT SINK/SLUG, VERY THIN PROFILE
峰值回流温度(摄氏度):260传播延迟(tpd):6 ns
认证状态:Not Qualified座面最大高度:1 mm
最大供电电压 (Vsup):3.6 V最小供电电压 (Vsup):1.65 V
标称供电电压 (Vsup):2.7 V表面贴装:YES
技术:CMOS温度等级:INDUSTRIAL
端子面层:Nickel/Palladium/Gold (Ni/Pd/Au)端子形式:NO LEAD
端子节距:0.5 mm端子位置:QUAD
处于峰值回流温度下的最长时间:30宽度:2.5 mm

74ALVC373BQ 数据手册

 浏览型号74ALVC373BQ的Datasheet PDF文件第2页浏览型号74ALVC373BQ的Datasheet PDF文件第3页浏览型号74ALVC373BQ的Datasheet PDF文件第4页浏览型号74ALVC373BQ的Datasheet PDF文件第5页浏览型号74ALVC373BQ的Datasheet PDF文件第6页浏览型号74ALVC373BQ的Datasheet PDF文件第7页 
74ALVC373  
Octal D-type transparent latch; 3-state  
Rev. 4 — 10 July 2023  
Product data sheet  
1. General description  
The 74ALVC373 is an octal D-type transparent latch with 3-state outputs. The device features latch  
enable (LE) and output enable (OE) inputs. When LE is HIGH, data at the inputs enter the latches.  
In this condition the latches are transparent, a latch output will change each time its corresponding  
D-input changes. When LE is LOW the latches store the information that was present at the inputs  
a set-up time preceding the HIGH-to-LOW transition of LE. A HIGH on OE causes the outputs to  
assume a high-impedance OFF-state. Operation of the OE input does not affect the state of the  
latches.  
Schmitt trigger action on all inputs makes the device tolerant of slow rise and fall times.  
This device is fully specified for partial power down applications using IOFF. The IOFF circuitry  
disables the output, preventing the potentially damaging backflow current through the device when  
it is powered down.  
2. Features and benefits  
Wide supply voltage range from 1.65 V to 3.6 V  
CMOS low power dissipation  
Overvoltage tolerant inputs to 3.6 V  
Direct interface with TTL levels  
IOFF circuitry provides partial Power-down mode operation  
Latch-up performance exceeds 250 mA per JESD78 Class II.A  
Complies with JEDEC standards:  
JESD8-7 (1.65 V to 1.95 V)  
JESD8-5 (2.3 V to 2.7 V)  
JESD8C/JESD36 (2.7 V to 3.6 V)  
ESD protection:  
HBM: ANSI/ESDA/JEDEC JS-001 class 2 exceeds 2000 V  
CDM: ANSI/ESDA/JEDEC JS-002 class C3 exceeds 1000 V  
Multiple package options  
Specified from -40 °C to +85 °C and from -40 °C to +125 °C  
3. Ordering information  
Table 1. Ordering information  
Type number  
Package  
Temperature range Name  
Description  
Version  
74ALVC373D  
-40 °C to +125 °C  
SO20  
plastic small outline package; 20 leads;  
body width 7.5 mm  
SOT163-1  
74ALVC373PW -40 °C to +125 °C  
74ALVC373BQ -40 °C to +125 °C  
TSSOP20  
plastic thin shrink small outline package; 20 leads;  
body width 4.4 mm  
SOT360-1  
SOT764-1  
DHVQFN20 plastic dual in-line compatible thermal enhanced  
very thin quad flat package; no leads; 20 terminals;  
body 2.5 × 4.5 × 0.85 mm  
 
 
 

与74ALVC373BQ相关器件

型号 品牌 获取价格 描述 数据表
74ALVC373BQ,115 NXP

获取价格

74ALVC373 - Octal D-type transparent latch; 3-state QFN 20-Pin
74ALVC373D NXP

获取价格

Octal D-type transparent latch 3-state
74ALVC373D NEXPERIA

获取价格

Octal D-type transparent latch; 3-stateProduction
74ALVC373D,112 NXP

获取价格

74ALVC373 - Octal D-type transparent latch; 3-state SOP 20-Pin
74ALVC373D,118 NXP

获取价格

74ALVC373 - Octal D-type transparent latch; 3-state SOP 20-Pin
74ALVC373PW NXP

获取价格

Octal D-type transparent latch 3-state
74ALVC373PW NEXPERIA

获取价格

Octal D-type transparent latch; 3-stateProduction
74ALVC373PW,112 NXP

获取价格

74ALVC373 - Octal D-type transparent latch; 3-state TSSOP2 20-Pin
74ALVC374 NXP

获取价格

Octal D-type flip-flop positive edge-trigger
74ALVC374BQ NXP

获取价格

Octal D-type flip-flop; positive-edge trigger; 3-state