74AHC123APW-Q100J

更新时间： 2024-11-04 12:58:35

品牌	Logo	应用领域
恩智浦 - NXP		振荡器逻辑集成电路光电二极管时钟
页数	文件大小	规格书
22页	326K
描述
暂无描述

阅读下载

中文翻译

获取价格

数据手册

如果您发现信息不准确，欢迎纠错

74AHC123APW-Q100J 数据手册

浏览型号74AHC123APW-Q100J的Datasheet PDF文件第2页

浏览型号74AHC123APW-Q100J的Datasheet PDF文件第3页

浏览型号74AHC123APW-Q100J的Datasheet PDF文件第4页

浏览型号74AHC123APW-Q100J的Datasheet PDF文件第5页

浏览型号74AHC123APW-Q100J的Datasheet PDF文件第6页

浏览型号74AHC123APW-Q100J的Datasheet PDF文件第7页

74AHC123A-Q100;

74AHCT123A-Q100

Dual retriggerable monostable multivibrator with reset

Rev. 1 — 23 May 2013

Product data sheet

1. General description

The 74AHC123A-Q100; 74AHCT123A-Q100 are high-speed Si-gate CMOS devices and

are pin compatible with Low-power Schottky TTL (LSTTL). They are specified in

compliance with JEDEC standard no. 7A.

The 74AHC123A-Q100; 74AHCT123A-Q100 are dual retriggerable monostable

multivibrators with output pulse width control by three methods. The selection of an

external resistor (R_ext) and capacitor (C_ext) program the basic pulse time. The external

resistor and capacitor are normally connected as shown in Figure 11.

Once triggered, the basic output pulse width may be extended by retriggering the gated

active LOW-going edge input (nA) or the active HIGH-going edge input (nB). By repeating

this process, the output pulse period (nQ = HIGH, nQ = LOW) can be made as long as

desired. Alternatively an output delay can be terminated at any time by a LOW-going edge

on input nRD, which also inhibits the triggering.

An internal connection from nRD to the input gate makes it possible to trigger the circuit by

a positive-going signal at input nRD as shown in Table 3. Figure 8 and Figure 9 illustrate

pulse control by retriggering and early reset. The values of the external timing

components R_extand C_ext, determine the basic output pulse width. When C_ext 10 nF, the

typical output pulse width is defined as: t_W= R_ext C_extwhere t_W= pulse width in ns;

_ext= external resistor in k; C_ext= external capacitor in pF. Schmitt-trigger action at all

inputs makes the circuit highly tolerant to slower input rise and fall times.

This product has been qualified to the Automotive Electronics Council (AEC) standard

Q100 (Grade 1) and is suitable for use in automotive applications.

2. Features and benefits

 Automotive product qualification in accordance with AEC-Q100 (Grade 1)

 Specified from 40 C to +85 C and from 40 C to +125 C

 All inputs have a Schmitt-trigger action

 Inputs accept voltages higher than V_CC

 DC triggered from active HIGH or active LOW inputs

 Retriggerable for very long pulses up to 100 % duty factor

 Direct reset terminates output pulse

 For 74AHC123A-Q100 only: operates with CMOS input levels

 For 74AHCT123A-Q100 only: operates with TTL input levels

 ESD protection:

12 3 4 5 6 7...22

中文翻译

下载PDF

与74AHC123APW-Q100J相关器件

型号	品牌	获取价格	描述	数据表
74AHC123APW-T	NXP	获取价格	IC AHC/VHC/H/U/V SERIES, DUAL MONOSTABLE MULTIVIBRATOR, PDSO16, 4.40 MM, PLASTIC, MO-153,
74AHC123A-Q100	NXP	获取价格	Dual retriggerable monostable multivibrator with reset
74AHC125	NXP	获取价格	Quad buffer/line driver; 3-state
74AHC125	DIODES	获取价格	Quad 3-State Buffer, OE LOW
74AHC125BQ	NXP	获取价格	Quad buffer/line driver; 3-state
74AHC125BQ	NEXPERIA	获取价格	Quad buffer/line driver; 3-stateProduction
74AHC125BQ,115	NXP	获取价格	74AHC(T)125 - Quad buffer/line driver; 3-state QFN 14-Pin
74AHC125BQ-G	NXP	获取价格	暂无描述
74AHC125BQ-Q100	NEXPERIA	获取价格	Quad buffer/line driver; 3-state
74AHC125BQ-Q100,11	NXP	获取价格	74AHC(T)125-Q100 - Quad buffer/line driver; 3-state QFN 14-Pin

与74AHC123APW-Q100J相关文章

英伟达新AI芯片Rubin或提前半年亮相
2024-11-05

13
苹果iPhone 17将全系采用三星/LG显示LTPO OLED面板
2024-11-05

7
三星深化印度制造布局，供应链本地化进程加速
2024-10-29

34
芯擎科技“星辰一号”自动驾驶芯片点亮成功，2025年量产在即
2024-10-29

30

产品中心

服务支持

精选活动

关于我们

帮助中心

74AHC123APW-Q100J

74AHC123APW-Q100J 数据手册

与74AHC123APW-Q100J相关器件

与74AHC123APW-Q100J相关文章

您还可以找

产品中心

服务支持

精选活动

关于我们

帮助中心

74AHC123APW-Q100J

74AHC123APW-Q100J 数据手册

与74AHC123APW-Q100J相关器件

与74AHC123APW-Q100J相关文章

您还可以找

您在本页遇到什么问题？