5秒后页面跳转
74AHC123APW-T PDF预览

74AHC123APW-T

更新时间: 2024-11-04 19:50:23
品牌 Logo 应用领域
恩智浦 - NXP 时钟光电二极管逻辑集成电路
页数 文件大小 规格书
21页 113K
描述
IC AHC/VHC/H/U/V SERIES, DUAL MONOSTABLE MULTIVIBRATOR, PDSO16, 4.40 MM, PLASTIC, MO-153, SOT403-1, TSSOP-16, Prescaler/Multivibrator

74AHC123APW-T 技术参数

Source Url Status Check Date:2013-06-14 00:00:00是否Rohs认证: 符合
生命周期:Obsolete零件包装代码:TSSOP
包装说明:TSSOP, TSSOP16,.25针数:16
Reach Compliance Code:unknownHTS代码:8542.39.00.01
风险等级:5.16系列:AHC/VHC/H/U/V
JESD-30 代码:R-PDSO-G16JESD-609代码:e4
长度:5 mm逻辑集成电路类型:MONOSTABLE MULTIVIBRATOR
湿度敏感等级:1数据/时钟输入次数:2
功能数量:2端子数量:16
最高工作温度:125 °C最低工作温度:-40 °C
输出极性:COMPLEMENTARY封装主体材料:PLASTIC/EPOXY
封装代码:TSSOP封装等效代码:TSSOP16,.25
封装形状:RECTANGULAR封装形式:SMALL OUTLINE, THIN PROFILE, SHRINK PITCH
峰值回流温度(摄氏度):260电源:2/5.5 V
传播延迟(tpd):30 ns认证状态:Not Qualified
座面最大高度:1.1 mm子类别:Prescaler/Multivibrators
最大供电电压 (Vsup):5.5 V最小供电电压 (Vsup):2 V
标称供电电压 (Vsup):5 V表面贴装:YES
技术:CMOS温度等级:AUTOMOTIVE
端子面层:NICKEL PALLADIUM GOLD端子形式:GULL WING
端子节距:0.65 mm端子位置:DUAL
处于峰值回流温度下的最长时间:30宽度:4.4 mm
Base Number Matches:1

74AHC123APW-T 数据手册

 浏览型号74AHC123APW-T的Datasheet PDF文件第2页浏览型号74AHC123APW-T的Datasheet PDF文件第3页浏览型号74AHC123APW-T的Datasheet PDF文件第4页浏览型号74AHC123APW-T的Datasheet PDF文件第5页浏览型号74AHC123APW-T的Datasheet PDF文件第6页浏览型号74AHC123APW-T的Datasheet PDF文件第7页 
74AHC123A; 74AHCT123A  
Dual retriggerable monostable multivibrator with reset  
Rev. 02 — 18 January 2008  
Product data sheet  
1. General description  
The 74AHC123A; 74AHCT123A are high-speed Si-gate CMOS devices and are pin  
compatible with Low power Schottky TTL (LSTTL). They are specified in compliance with  
JEDEC standard no. 7A.  
The 74AHC123A; 74AHCT123A are dual retriggerable monostable multivibrators with  
output pulse width control by three methods. The basic pulse time is programmed by  
selection of an external resistor (REXT) and capacitor (CEXT). The external resistor and  
capacitor are normally connected as shown in Figure 11.  
Once triggered, the basic output pulse width may be extended by retriggering the gated  
active LOW-going edge input (nA) or the active HIGH-going edge input (nB). By repeating  
this process, the output pulse period (nQ = HIGH, nQ = LOW) can be made as long as  
desired. Alternatively an output delay can be terminated at any time by a LOW-going edge  
on input nRD, which also inhibits the triggering.  
An internal connection from nRD to the input gate makes it possible to trigger the circuit by  
a positive-going signal at input nRD as shown in Table 3. Figure 8 and Figure 9 illustrate  
pulse control by retriggering and early reset. The basic output pulse width is essentially  
determined by the value of the external timing components REXT and CEXT. When  
CEXT 10 nF, the typical output pulse width is defined as: tW = REXT × CEXT where  
tW = pulse width in ns; REXT = external resistor in k; CEXT = external capacitor in pF.  
Schmitt-trigger action at all inputs makes the circuit highly tolerant to slower input rise and  
fall times. The 74AHC123A; 74AHCT123A is identical to the 74AHC423; 74AHCT423 but  
can be triggered via the reset input.  
2. Features  
All inputs have a Schmitt-trigger action  
Inputs accept voltages higher than VCC  
DC triggered from active HIGH or active LOW inputs  
Retriggerable for very long pulses up to 100 % duty factor  
Direct reset terminates output pulse  
For 74AHC123A only: operates with CMOS input levels  
For 74AHCT123A only: operates with TTL input levels  
ESD protection:  
HBM JESD22-A114E exceeds 2000 V  
MM JESD22-A115-A exceeds 200 V  
CDM JESD22-C101C exceeds 1000 V  
Multiple package options  
Specified from 40 °C to +85 °C and from 40 °C to +125 °C  
 
 

与74AHC123APW-T相关器件

型号 品牌 获取价格 描述 数据表
74AHC123A-Q100 NXP

获取价格

Dual retriggerable monostable multivibrator with reset
74AHC125 NXP

获取价格

Quad buffer/line driver; 3-state
74AHC125 DIODES

获取价格

Quad 3-State Buffer, OE LOW
74AHC125BQ NXP

获取价格

Quad buffer/line driver; 3-state
74AHC125BQ NEXPERIA

获取价格

Quad buffer/line driver; 3-stateProduction
74AHC125BQ,115 NXP

获取价格

74AHC(T)125 - Quad buffer/line driver; 3-state QFN 14-Pin
74AHC125BQ-G NXP

获取价格

暂无描述
74AHC125BQ-Q100 NEXPERIA

获取价格

Quad buffer/line driver; 3-state
74AHC125BQ-Q100,11 NXP

获取价格

74AHC(T)125-Q100 - Quad buffer/line driver; 3-state QFN 14-Pin
74AHC125D NXP

获取价格

Quad buffer/line driver; 3-state