5秒后页面跳转
74AHC125D,118 PDF预览

74AHC125D,118

更新时间: 2024-11-21 14:37:23
品牌 Logo 应用领域
恩智浦 - NXP 驱动光电二极管逻辑集成电路
页数 文件大小 规格书
15页 89K
描述
74AHC(T)125 - Quad buffer/line driver; 3-state SOIC 14-Pin

74AHC125D,118 技术参数

是否Rohs认证: 符合生命周期:Transferred
零件包装代码:SOIC包装说明:3.90 MM, PLASTIC, MS-012, SOT-108-1, SOP-14
针数:14Reach Compliance Code:compliant
HTS代码:8542.39.00.01风险等级:7.15
控制类型:ENABLE LOW系列:HC/UH
JESD-30 代码:R-PDSO-G14JESD-609代码:e4
长度:8.65 mm逻辑集成电路类型:BUS DRIVER
最大I(ol):0.008 A湿度敏感等级:1
位数:1功能数量:4
端口数量:2端子数量:14
最高工作温度:125 °C最低工作温度:-40 °C
输出特性:3-STATE输出极性:TRUE
封装主体材料:PLASTIC/EPOXY封装代码:SOP
封装等效代码:SOP14,.25封装形状:RECTANGULAR
封装形式:SMALL OUTLINE包装方法:TAPE AND REEL
峰值回流温度(摄氏度):260电源:2/5.5 V
Prop。Delay @ Nom-Sup:8.5 ns传播延迟(tpd):14.5 ns
认证状态:Not Qualified座面最大高度:1.75 mm
子类别:Bus Driver/Transceivers最大供电电压 (Vsup):5.5 V
最小供电电压 (Vsup):2 V标称供电电压 (Vsup):5 V
表面贴装:YES技术:CMOS
温度等级:AUTOMOTIVE端子面层:NICKEL PALLADIUM GOLD
端子形式:GULL WING端子节距:1.27 mm
端子位置:DUAL处于峰值回流温度下的最长时间:30
宽度:3.9 mmBase Number Matches:1

74AHC125D,118 数据手册

 浏览型号74AHC125D,118的Datasheet PDF文件第2页浏览型号74AHC125D,118的Datasheet PDF文件第3页浏览型号74AHC125D,118的Datasheet PDF文件第4页浏览型号74AHC125D,118的Datasheet PDF文件第5页浏览型号74AHC125D,118的Datasheet PDF文件第6页浏览型号74AHC125D,118的Datasheet PDF文件第7页 
74AHC125; 74AHCT125  
Quad buffer/line driver; 3-state  
Rev. 04 — 11 January 2008  
Product data sheet  
1. General description  
The 74AHC125; 74AHCT125 is a high-speed Si-gate CMOS device and is pin compatible  
with Low-power Schottky TTL (LSTTL). They are specified in compliance with JEDEC  
standard JESD7-A.  
The 74AHC125; 74AHCT125 provides four non-inverting buffer/line drivers with 3-state  
outputs. The 3-state outputs (nY) are controlled by the output enable input (nOE). A HIGH  
at nOE causes the outputs to assume a high-impedance OFF-state.  
The 74AHC125; 74AHCT125 is identical to the 74AHC126; 74AHCT126 but has active  
LOW enable inputs.  
2. Features  
Balanced propagation delays  
All inputs have a Schmitt-trigger action  
Inputs accepts voltages higher than VCC  
For 74AHC125 only: operates with CMOS input levels  
For 74AHCT125 only: operates with TTL input levels  
ESD protection:  
HBM JESD22-A114E exceeds 2000 V  
MM JESD22-A115-A exceeds 200 V  
CDM JESD22-C101C exceeds 1000 V  
Multiple package options  
Specified from 40 °C to +85 °C and from 40 °C to +125 °C  
3. Ordering information  
Table 1.  
Ordering information  
Type number  
Package  
Temperature range Name  
Description  
Version  
74AHC125D  
40 °C to +125 °C  
40 °C to +125 °C  
40 °C to +125 °C  
SO14  
plastic small outline package; 14 leads;  
body width 3.9 mm  
SOT108-1  
74AHCT125D  
74AHC125PW  
74AHCT125PW  
74AHC125BQ  
74AHCT125BQ  
TSSOP14  
plastic thin shrink small outline package; 14 leads;  
body width 4.4 mm  
SOT402-1  
SOT762-1  
DHVQFN14 plastic dual in-line compatible thermal enhanced very  
thin quad flat package; no leads; 14 terminals;  
body 2.5 × 3 × 0.85 mm  
 
 

74AHC125D,118 替代型号

型号 品牌 替代类型 描述 数据表
74AHC125D,112 NXP

完全替代

74AHC(T)125 - Quad buffer/line driver; 3-state SOIC 14-Pin
SN74AHC125NSR TI

类似代替

QUADRUPLE BUS BUFFER GATES WITH 3-STATE OUTPUTS
SN74AHC125DR TI

类似代替

QUADRUPLE BUS BUFFER GATES WITH 3-STATE OUTPUTS

与74AHC125D,118相关器件

型号 品牌 获取价格 描述 数据表
74AHC125D-Q100 NEXPERIA

获取价格

Quad buffer/line driver; 3-state
74AHC125D-Q100,118 NXP

获取价格

74AHC(T)125-Q100 - Quad buffer/line driver; 3-state SOIC 14-Pin
74AHC125D-T NXP

获取价格

HC/UH SERIES, QUAD 1-BIT DRIVER, TRUE OUTPUT, PDSO14, 3.90 MM, PLASTIC, MS-012, SOT-108-1,
74AHC125PW NXP

获取价格

Quad buffer/line driver; 3-state
74AHC125PW NEXPERIA

获取价格

Quad buffer/line driver; 3-stateProduction
74AHC125PW,112 NXP

获取价格

74AHC(T)125 - Quad buffer/line driver; 3-state TSSOP 14-Pin
74AHC125PWDH NXP

获取价格

Quad buffer/line driver; 3-state
74AHC125PW-Q100 NXP

获取价格

AHC/VHC/H/U/V SERIES, QUAD 1-BIT DRIVER, TRUE OUTPUT, PDSO14, 4.40 MM, PLASTIC, MO-153, SO
74AHC125PW-Q100 NEXPERIA

获取价格

Quad buffer/line driver; 3-state
74AHC125-Q100 NEXPERIA

获取价格

Quad buffer/line driver; 3-state