5秒后页面跳转
74AC273SJX PDF预览

74AC273SJX

更新时间: 2024-11-22 23:23:59
品牌 Logo 应用领域
飞兆/仙童 - FAIRCHILD 触发器逻辑集成电路光电二极管
页数 文件大小 规格书
10页 101K
描述
Octal D-Type Flip-Flop

74AC273SJX 技术参数

是否Rohs认证: 符合生命周期:Obsolete
零件包装代码:SOIC包装说明:SOP, SOP20,.3
针数:20Reach Compliance Code:compliant
HTS代码:8542.39.00.01风险等级:5.15
系列:ACJESD-30 代码:R-PDSO-G20
JESD-609代码:e3长度:12.6 mm
负载电容(CL):50 pF逻辑集成电路类型:D FLIP-FLOP
最大频率@ Nom-Sup:75000000 Hz最大I(ol):0.012 A
湿度敏感等级:1位数:8
功能数量:1端子数量:20
最高工作温度:85 °C最低工作温度:-40 °C
输出极性:TRUE封装主体材料:PLASTIC/EPOXY
封装代码:SOP封装等效代码:SOP20,.3
封装形状:RECTANGULAR封装形式:SMALL OUTLINE
包装方法:TAPE AND REEL峰值回流温度(摄氏度):260
电源:3.3/5 V传播延迟(tpd):14.5 ns
认证状态:Not Qualified座面最大高度:2.1 mm
子类别:FF/Latches最大供电电压 (Vsup):6 V
最小供电电压 (Vsup):2 V标称供电电压 (Vsup):4.5 V
表面贴装:YES技术:CMOS
温度等级:INDUSTRIAL端子面层:Matte Tin (Sn)
端子形式:GULL WING端子节距:1.27 mm
端子位置:DUAL处于峰值回流温度下的最长时间:NOT SPECIFIED
触发器类型:POSITIVE EDGE宽度:5.3 mm
最小 fmax:125 MHzBase Number Matches:1

74AC273SJX 数据手册

 浏览型号74AC273SJX的Datasheet PDF文件第2页浏览型号74AC273SJX的Datasheet PDF文件第3页浏览型号74AC273SJX的Datasheet PDF文件第4页浏览型号74AC273SJX的Datasheet PDF文件第5页浏览型号74AC273SJX的Datasheet PDF文件第6页浏览型号74AC273SJX的Datasheet PDF文件第7页 
November 1988  
Revised August 2000  
74AC273 74ACT273  
Octal D-Type Flip-Flop  
General Description  
Features  
Ideal buffer for microprocessor or memory  
Eight edge-triggered D-type flip-flops  
Buffered common clock  
The AC273 and ACT273 have eight edge-triggered D-type  
flip-flops with individual D-type inputs and Q outputs. The  
common buffered Clock (CP) and Master Reset (MR) input  
load and reset (clear) all flip-flops simultaneously.  
Buffered, asynchronous master reset  
See 377 for clock enable version  
See 373 for transparent latch version  
See 374 for 3-STATE version  
The register is fully edge-triggered. The state of each D-  
type input, one setup time before the LOW-to-HIGH clock  
transition, is transferred to the corresponding flip-flop’s Q  
output.  
All outputs will be forced LOW independently of Clock or  
Data inputs by a LOW voltage level on the MR input. The  
device is useful for applications where the true output only  
is required and the Clock and Master Reset are common to  
all storage elements.  
Outputs source/sink 24 mA  
74ACT273 has TTL-compatible inputs  
Ordering Code:  
Order Number Package Number  
Package Description  
74AC273SC  
74AC273SJ  
M20B  
M20D  
MTC20  
N20A  
20-Lead Small Outline Integrated Circuit (SOIC), JEDEC MS-013, 0.300 Wide  
20-Lead Small Outline Package (SOP), EIAJ TYPE II, 5.3mm Wide  
74AC273MTC  
74AC273PC  
74ACT273SC  
74ACT273SJ  
74ACT273MTC  
74ACT273PC  
20-Lead Thin Shrink Small Outline Package (TSSOP), JEDEC MO-153, 4.4mm Wide  
20-Lead Plastic Dual-In-Line Package (PDIP), JEDEC MS-001, 0.300 Wide  
20-Lead Small Outline Integrated Circuit (SOIC), JEDEC MS-013, 0.300 Wide  
20-Lead Small Outline Package (SOP), EIAJ TYPE II, 5.3mm Wide  
M20B  
M20D  
MTC20  
N20A  
20-Lead Thin Shrink Small Outline Package (TSSOP), JEDEC MO-153, 4.4mm Wide  
20-Lead Plastic Dual-In-Line Package (PDIP), JEDEC MS-001, 0.300 Wide  
Device also available in Tape and Reel. Specify by appending suffix letter Xto the ordering code.  
Logic Symbols  
Connection Diagram  
IEEE/IEC  
FACT is a trademark of Fairchild Semiconductor Corporation.  
© 2000 Fairchild Semiconductor Corporation  
DS009954  
www.fairchildsemi.com  

与74AC273SJX相关器件

型号 品牌 获取价格 描述 数据表
74AC273SJX_NL FAIRCHILD

获取价格

D Flip-Flop, 8-Func, Positive Edge Triggered, CMOS, PDSO20,
74AC273TTR STMICROELECTRONICS

获取价格

OCTAL D-TYPE FLIP FLOP WITH CLEAR
74AC280 STMICROELECTRONICS

获取价格

9 BIT PARITY GENERATOR
74AC280 FAIRCHILD

获取价格

9-Bit Parity Generator/Checker
74AC280B STMICROELECTRONICS

获取价格

9 BIT PARITY GENERATOR
74AC280LC TI

获取价格

AC SERIES, 9-BIT PARITY GENERATOR/CHECKER, COMPLEMENTARY OUTPUT, CQCC20, CERAMIC, LCC-20
74AC280LCQR TI

获取价格

IC AC SERIES, 9-BIT PARITY GENERATOR/CHECKER, COMPLEMENTARY OUTPUT, CQCC20, CERAMIC, LCC-2
74AC280M STMICROELECTRONICS

获取价格

9 BIT PARITY GENERATOR
74AC280MTR ETC

获取价格

Parity Generator/Checker
74AC280PC ETC

获取价格

Parity Generator/Checker