5秒后页面跳转
74AC11379 PDF预览

74AC11379

更新时间: 2024-11-19 02:58:19
品牌 Logo 应用领域
德州仪器 - TI /
页数 文件大小 规格书
7页 100K
描述
QUAD D- TYPE FLIP FLOP WITH DATA ENABLE

74AC11379 数据手册

 浏览型号74AC11379的Datasheet PDF文件第2页浏览型号74AC11379的Datasheet PDF文件第3页浏览型号74AC11379的Datasheet PDF文件第4页浏览型号74AC11379的Datasheet PDF文件第5页浏览型号74AC11379的Datasheet PDF文件第6页浏览型号74AC11379的Datasheet PDF文件第7页 
ꢇ ꢈꢂꢉꢊ ꢉꢋꢌ ꢍꢎꢏ ꢊꢐ ꢑꢒ ꢎ ꢋꢐ ꢑꢓ  
SCAS104 − MARCH 1990 − REVISED APRIL 1993  
DW OR N PACKAGE  
(TOP VIEW)  
Contains Four Flip-Flops with Double-Rail  
Outputs  
Clock Enable Latched to Avoid False  
1Q  
2Q  
1Q  
1
2
3
4
5
6
7
8
9
10  
20  
19  
18  
17  
16  
15  
14  
13  
12  
11  
Clocking  
CLKEN  
1D  
Applications Include: Buffer/Storage  
Registers, Shift Registers, Pattern  
Generators  
2Q  
GND  
GND  
GND  
GND  
3Q  
2D  
V
V
CC  
CC  
Flow-Through Architecture Optimizes PCB  
Layout  
3D  
Center-Pin V  
and GND Pin  
Configurations Minimize High-Speed  
Switching Noise  
4D  
CC  
3Q  
CLK  
4Q  
4Q  
EPIC (Enhanced-Performance Implanted  
CMOS) 1-µm Process  
500-mA Typical Latch-Up Immunity at  
125°C  
Package Options Include Plastic  
Small-Outline Packages and Standard  
Plastic 300-mil DIPs  
description  
These circuits are positive-edge-triggered D-type flip-flops with a clock-enable input.  
Information at the D inputs meeting the setup time requirements is transferred to the Q outputs on the  
positive-going edge of the clock pulse if the clock-enable input (CLKEN) is low. Clock triggering occurs at a  
particular voltage level and is not directly related to the transition time of the positive-going pulse. When the clock  
input is at either the high or low level, the data (D) input signal has no effect at the output. The circuits are  
designed to prevent false clocking by transitions at the clock-enable (CLKEN) input.  
The 74AC11379 is characterized for operation from − 40°C to 85°C.  
FUNCTION TABLE  
(each flip-flop)  
INPUTS  
OUTPUTS  
CLKEN  
CLK  
X
D
X
H
L
Q
Q
H
L
Q
Q
0
0
H
L
L
L
H
X
L
X
Q
Q
0
0
EPIC is a trademark of Texas Instruments Incorporated.  
ꢌꢥ  
Copyright 1993, Texas Instruments Incorporated  
ꢡ ꢥ ꢢ ꢡꢚ ꢛꢯ ꢝꢜ ꢠ ꢨꢨ ꢦꢠ ꢞ ꢠ ꢟ ꢥ ꢡ ꢥ ꢞ ꢢ ꢪ  
1
POST OFFICE BOX 655303 DALLAS, TEXAS 75265  

与74AC11379相关器件

型号 品牌 获取价格 描述 数据表
74AC11379_10 TI

获取价格

QUAD D- TYPE FLIP FLOP WITH DATA ENABLE
74AC11379D TI

获取价格

QUAD D- TYPE FLIP FLOP WITH DATA ENABLE
74AC11379D NXP

获取价格

QUAD D- TYPE FLIP FLOP WITH DATA ENABLE
74AC11379D-T YAGEO

获取价格

D Flip-Flop, AC Series, 1-Func, Positive Edge Triggered, 4-Bit, Complementary Output, CMOS
74AC11379DW TI

获取价格

Quadruple D-Type Flip-Flops With Clock Enable 20-SOIC -40 to 85
74AC11379DWR TI

获取价格

AC SERIES, POSITIVE EDGE TRIGGERED D FLIP-FLOP, COMPLEMENTARY OUTPUT, PDSO20, PLASTIC, SOI
74AC11379N NXP

获取价格

QUAD D- TYPE FLIP FLOP WITH DATA ENABLE
74AC11379N ROCHESTER

获取价格

D Flip-Flop, AC Series, 1-Func, Positive Edge Triggered, 4-Bit, Complementary Output, CMOS
74AC11379N YAGEO

获取价格

D Flip-Flop, AC Series, 1-Func, Positive Edge Triggered, 4-Bit, Complementary Output, CMOS
74AC11379N TI

获取价格

QUAD D- TYPE FLIP FLOP WITH DATA ENABLE