ꢀ
ꢆ ꢃꢇꢂꢈꢉꢊ ꢋꢂꢈ ꢌꢍꢂꢎꢏꢉ ꢊꢌꢇ ꢐꢑꢒ ꢉꢓ ꢈꢔ ꢑꢌ ꢓ ꢈꢆ
ꢁ
ꢂ
ꢃ
ꢄ
ꢄ
ꢁ
ꢀ
ꢅ
ꢑ
ꢘ
ꢕ
ꢔ
ꢇ
ꢖ
ꢉ
ꢗ
ꢌ
ꢘ
ꢇ
ꢂ
ꢇ
ꢒ
ꢉ
ꢆ
ꢋ
ꢇ
ꢑ
ꢋ
ꢇ
SCAS182 − APRIL 1989 − REVISED APRIL 1993
DW OR NT PACKAGE
(TOP VIEW)
• Specifically Designed for Data
Synchronization Applications
• 3-State Outputs Drive Bus Lines Directly
1Q
2Q
3Q
4Q
GND
GND
GND
GND
5Q
OE
1
24
• Flow-Through Architecture Optimizes PCB
2
23 1D
22 2D
Layout
3
4
21
20
19
18
17
16
15
14
13
3D
4D
V
• Center-Pin V
and GND Pin
Configurations Minimize High-Speed
Switching Noise
CC
5
6
CC
7
V
CC
•
EPIC (Enhanced-Performance Implanted
CMOS ) 1-µm Process
8
5D
6D
7D
8D
9
• Package Options Include Plastic
Small-Outline Packages and Standard
Plastic 300-mil DIPs
10
11
12
6Q
7Q
8Q
CLK
description
The 74AC11478 is an 8-bit dual-rank synchronizer circuit designed specifically for data synchronization
applications in which the normal setup and hold time specifications are frequently violated.
Synchronization of two digital signals operating at different frequencies is a common system problem. This
problem is typically solved by synchronizing one of the signals to the local clock through a flip-flop. This solution,
however, causes the setup and hold time specifications associated with the flip-flop to be violated. When the
setup or hold time of a flip-flop is violated, the output response is uncertain. A flip-flop is metastable if its output
hangs up in the region between V and V . The metastable condition lasts until the flip-flop recovers into one
IL
IH
of its two stable states. With conventional flip-flops, this recovery time can be longer than the specified maximum
propagation delay.
The problem of metastability is typically solved by adding an additional layer of synchronization. This dual-rank
approach is employed in the 74AC11478. The probability of the second stage entering the metastable state is
exponentially reduced by this dual-rank architecture. The 74AC11478 provides a one-chip solution for system
designers in asynchronous applications.
The 74AC11478 is characterized for operation from −40°C to 85°C.
FUNCTION TABLE
INPUTS
OUTPUT
Q
†
CLK
OE
D
H
L
L
L
X
↑
↑
L
X
L
H
X
Z
L
H
Q
0
†
Data presented at the
D inputs
requires two clock cycles to appear at
the Q outputs.
EPIC is a trademark of Texas Instruments Incorporated.
ꢑ
ꢑ
ꢍ
ꢆ
ꢨ
ꢊ
ꢣ
ꢋ
ꢃ
ꢡ
ꢇ
ꢢ
ꢔ
ꢜ
ꢆ
ꢚ
ꢎ
ꢛ
ꢊ
ꢂ
ꢇ
ꢂ
ꢙ
ꢚ
ꢤ
ꢛ
ꢜ
ꢢ
ꢝ
ꢞ
ꢟ
ꢟ
ꢠ
ꢠ
ꢙ
ꢙ
ꢜ
ꢜ
ꢚ
ꢚ
ꢙ
ꢡ
ꢡ
ꢥ
ꢢ
ꢣ
ꢝ
ꢝ
ꢤ
ꢤ
ꢚ
ꢠ
ꢟ
ꢞ
ꢡ
ꢡ
ꢜ
ꢛ
ꢥ
ꢇꢤ
ꢣ
ꢦ
ꢡ
ꢧ
ꢙ
ꢢ
ꢟ
ꢡ
ꢠ
ꢙ
ꢠ
ꢜ
ꢝ
ꢚ
ꢣ
ꢨ
ꢟ
ꢚ
ꢠ
ꢠ
ꢤ
ꢡ
ꢩ
Copyright 1993, Texas Instruments Incorporated
ꢝ
ꢜ
ꢢ
ꢠ
ꢜ
ꢝ
ꢞ
ꢠ
ꢜ
ꢡ
ꢥ
ꢙ
ꢛ
ꢙ
ꢢ
ꢤ
ꢝ
ꢠ
ꢪ
ꢠ
ꢤ
ꢝ
ꢜ
ꢛ
ꢫ
ꢟ
ꢔ
ꢚ
ꢞ
ꢤ
ꢡ
ꢠ
ꢟ
ꢚ
ꢨ
ꢟ
ꢝ
ꢨ
ꢬ
ꢟ
ꢠ ꢤ ꢡ ꢠꢙ ꢚꢮ ꢜꢛ ꢟ ꢧꢧ ꢥꢟ ꢝ ꢟ ꢞ ꢤ ꢠ ꢤ ꢝ ꢡ ꢩ
ꢝ
ꢝ
ꢟ
ꢚ
ꢠ
ꢭ
ꢩ
ꢑ
ꢝ
ꢜ
ꢨ
ꢣ
ꢢ
ꢠ
ꢙ
ꢜ
ꢚ
ꢥ
ꢝ
ꢜ
ꢢ
ꢤ
ꢡ
ꢡ
ꢙ
ꢚ
ꢮ
ꢨ
ꢜ
ꢤ
ꢡ
ꢚ
ꢜ
ꢠ
ꢚ
ꢤ
ꢢ
ꢤ
ꢡ
ꢡ
ꢟ
ꢝ
ꢙ
ꢧ
ꢭ
ꢙ
ꢚ
ꢢ
ꢧ
ꢣ
ꢨ
ꢤ
1
POST OFFICE BOX 655303 • DALLAS, TEXAS 75265
POST OFFICE BOX 1443 • HOUSTON, TEXAS 77251−1443