5秒后页面跳转
捷配首页

Datasheet > 74AC11478NT
74AC11478NT PDF预览

74AC11478NT

更新时间： 2024-11-11 19:55:51
品牌 Logo 应用领域
德州仪器 - TI 驱动光电二极管逻辑集成电路
页数 文件大小 规格书
8页 114K
描述
Octal Dual-Rank D-Type Flip-Flops With 3-State Outputs 24-PDIP -40 to 85

阅读下载

中文翻译

获取价格

74AC11478NT 技术参数

是否无铅： 含铅是否Rohs认证： 不符合
生命周期：Obsolete零件包装代码：DIP
包装说明：DIP, DIP24,.3针数：24
Reach Compliance Code：not_compliant风险等级：5.91
系列：ACJESD-30 代码：R-PDIP-T24
长度：31.64 mm负载电容（CL）：50 pF
逻辑集成电路类型：BUS DRIVER最大频率@ Nom-Sup：55000000 Hz
最大I（ol）：0.024 A位数：8
功能数量：1端口数量：2
端子数量：24最高工作温度：85 °C
最低工作温度：-40 °C输出特性：3-STATE
输出极性：TRUE封装主体材料：PLASTIC/EPOXY
封装代码：DIP封装等效代码：DIP24,.3
封装形状：RECTANGULAR封装形式：IN-LINE
峰值回流温度（摄氏度）：NOT SPECIFIED电源：3.3/5 V
传播延迟（tpd）：18.4 ns认证状态：Not Qualified
座面最大高度：5.08 mm子类别：FF/Latches
最大供电电压 (Vsup)：5.5 V最小供电电压 (Vsup)：3 V
标称供电电压 (Vsup)：5 V表面贴装：NO
技术：CMOS温度等级：INDUSTRIAL
端子形式：THROUGH-HOLE端子节距：2.54 mm
端子位置：DUAL处于峰值回流温度下的最长时间：NOT SPECIFIED
触发器类型：POSITIVE EDGE宽度：7.62 mm
Base Number Matches：1

74AC11478NT 数据手册

 浏览型号74AC11478NT的Datasheet PDF文件第2页浏览型号74AC11478NT的Datasheet PDF文件第3页浏览型号74AC11478NT的Datasheet PDF文件第4页浏览型号74AC11478NT的Datasheet PDF文件第5页浏览型号74AC11478NT的Datasheet PDF文件第6页浏览型号74AC11478NT的Datasheet PDF文件第7页 
ꢀ
ꢆ ꢃꢇꢂꢈꢉꢊ ꢋꢂꢈ ꢌꢍꢂꢎꢏꢉ ꢊꢌꢇ ꢐꢑꢒ ꢉꢓ ꢈꢔ ꢑꢌ ꢓ ꢈꢆ  
ꢁ
ꢂ
ꢃ
ꢄ
ꢄ
ꢁ
ꢀ
ꢅ
ꢑ
ꢘ
ꢕ ꢔꢇ ꢖꢉ ꢗ ꢌꢘꢇꢂꢇ ꢒꢉ ꢆꢋ ꢇꢑ ꢋꢇ  
SCAS182 − APRIL 1989 − REVISED APRIL 1993  
DW OR NT PACKAGE  
(TOP VIEW)  
• Specifically Designed for Data  
Synchronization Applications  
• 3-State Outputs Drive Bus Lines Directly  
1Q  
2Q  
3Q  
4Q  
GND  
GND  
GND  
GND  
5Q  
OE  
1
24  
• Flow-Through Architecture Optimizes PCB  
2
23 1D  
22 2D  
Layout  
3
4
21  
20  
19  
18  
17  
16  
15  
14  
13  
3D  
4D  
V
• Center-Pin V  
and GND Pin  
Configurations Minimize High-Speed  
Switching Noise  
CC  
5
6
CC  
7
V
CC  
•
EPIC (Enhanced-Performance Implanted  
CMOS ) 1-µm Process  
8
5D  
6D  
7D  
8D  
9
• Package Options Include Plastic  
Small-Outline Packages and Standard  
Plastic 300-mil DIPs  
10  
11  
12  
6Q  
7Q  
8Q  
CLK  
description  
The 74AC11478 is an 8-bit dual-rank synchronizer circuit designed specifically for data synchronization  
applications in which the normal setup and hold time specifications are frequently violated.  
Synchronization of two digital signals operating at different frequencies is a common system problem. This  
problem is typically solved by synchronizing one of the signals to the local clock through a flip-flop. This solution,  
however, causes the setup and hold time specifications associated with the flip-flop to be violated. When the  
setup or hold time of a flip-flop is violated, the output response is uncertain. A flip-flop is metastable if its output  
hangs up in the region between V and V . The metastable condition lasts until the flip-flop recovers into one  
IL  
IH  
of its two stable states. With conventional flip-flops, this recovery time can be longer than the specified maximum  
propagation delay.  
The problem of metastability is typically solved by adding an additional layer of synchronization. This dual-rank  
approach is employed in the 74AC11478. The probability of the second stage entering the metastable state is  
exponentially reduced by this dual-rank architecture. The 74AC11478 provides a one-chip solution for system  
designers in asynchronous applications.  
The 74AC11478 is characterized for operation from −40°C to 85°C.  
FUNCTION TABLE  
INPUTS  
OUTPUT  
Q
†
CLK  
OE  
D
H
L
L
L
X
↑
↑
L
X
L
H
X
Z
L
H
Q
0
†
Data presented at the  
D inputs  
requires two clock cycles to appear at  
the Q outputs.  
EPIC is a trademark of Texas Instruments Incorporated.  
ꢑ
ꢑ
ꢍ
ꢆ
ꢨ
ꢊ
ꢣ
ꢋ
ꢃ
ꢡ
ꢇ
ꢢ
ꢔ
ꢜ
ꢆ
ꢚ
ꢎ
ꢛ
ꢊ
ꢂ
ꢇ
ꢂ
ꢙ
ꢚ
ꢤ
ꢛ
ꢜ
ꢢ
ꢝ
ꢞ
ꢟ
ꢟ
ꢠ
ꢠ
ꢙ
ꢙ
ꢜ
ꢜ
ꢚ
ꢚ
ꢙ
ꢡ
ꢡ
ꢥ
ꢢ
ꢣ
ꢝ
ꢝ
ꢤ
ꢤ
ꢚ
ꢠ
ꢟ
ꢞ
ꢡ
ꢡ
ꢜ
ꢛ
ꢥ
ꢇꢤ  
ꢣ
ꢦ
ꢡ
ꢧ
ꢙ
ꢢ
ꢟ
ꢡ
ꢠ
ꢙ
ꢠ
ꢜ
ꢝ
ꢚ
ꢣ
ꢨ
ꢟ
ꢚ
ꢠ
ꢠ
ꢤ
ꢡ
ꢩ
Copyright 1993, Texas Instruments Incorporated  
ꢝ
ꢜ
ꢢ
ꢠ
ꢜ
ꢝ
ꢞ
ꢠ
ꢜ
ꢡ
ꢥ
ꢙ
ꢛ
ꢙ
ꢢ
ꢤ
ꢝ
ꢠ
ꢪ
ꢠ
ꢤ
ꢝ
ꢜ
ꢛ
ꢫ
ꢟ
ꢔꢚ  
ꢞ
ꢤ
ꢡ
ꢠ
ꢟ
ꢚ
ꢨ
ꢟ
ꢝ
ꢨ
ꢬ
ꢟ
ꢠ ꢤ ꢡ ꢠꢙ ꢚꢮ ꢜꢛ ꢟ ꢧꢧ ꢥꢟ ꢝ ꢟ ꢞ ꢤ ꢠ ꢤ ꢝ ꢡ ꢩ  
ꢝ
ꢝ
ꢟ
ꢚ
ꢠ
ꢭ
ꢩ
ꢑ
ꢝ
ꢜ
ꢨ
ꢣ
ꢢ
ꢠ
ꢙ
ꢜꢚ  
ꢥꢝ  
ꢜ
ꢢ
ꢤ
ꢡ
ꢡ
ꢙ
ꢚ
ꢮ
ꢨꢜ  
ꢤ
ꢡ
ꢚ
ꢜ
ꢠ
ꢚꢤ  
ꢢ
ꢤ
ꢡꢡ  
ꢟꢝ  
ꢙ
ꢧ
ꢭ
ꢙꢚ  
ꢢ
ꢧꢣ  
ꢨ
ꢤ
1
POST OFFICE BOX 655303 • DALLAS, TEXAS 75265  
POST OFFICE BOX 1443 • HOUSTON, TEXAS 77251−1443  
12345678

中文翻译

下载PDF

与74AC11478NT相关器件

型号 品牌 获取价格 描述 数据表
74AC11520 TI

获取价格

 		8-BIT IDENTITY COMPARATOR
74AC11520_09 TI

获取价格

 		8-BIT IDENTITY COMPARATOR
74AC11520D YAGEO

获取价格

 		Identity Comparator, AC Series, 8-Bit, Inverted Output, CMOS, PDSO20
74AC11520D-T YAGEO

获取价格

 		Identity Comparator, AC Series, 8-Bit, Inverted Output, CMOS, PDSO20
74AC11520DW ETC

获取价格

 		Identity Comparator
74AC11520DWR TI

获取价格

 		AC SERIES, 8-BIT IDENTITY COMPARATOR, INVERTED OUTPUT, PDSO20, PLASTIC, SOIC-20
74AC11520N TI

获取价格

 		8-BIT IDENTITY COMPARATOR
74AC11520N YAGEO

获取价格

 		Identity Comparator, AC Series, 8-Bit, Inverted Output, CMOS, PDIP20
74AC11521 TI

获取价格

 		8-BIT IDENTITY COMPARATORS
74AC11521D PHILIPS

获取价格

 		Identity Comparator, CMOS, PDSO20

与74AC11478NT相关文章

您还可以找


热门产品
PCB打样/小批量
铝基板
BOM智能配单
PCBA制造
钣金
精密CNC
模具注塑
薄膜开关
精选活动
PCBA打样特惠
四六层板品质升级
铝基板品质升级
一体化电子制造
DFM下载
服务支持
企业认证
产品展示
工厂展示
工艺能力
积分商城
关于捷配
捷配简介
企业文化
公司动态
人才招聘
联系我们
帮助中心
下单流程
付款流程
开票流程
常见问题
全球PCB制造服务专线 400-613-0088

工作时间：9:00-21:00

CEO邮箱：ceo@jiepei.com

投诉邮箱：tousu@jiepei.com

捷配网-微信公众号 微信公众号
捷配网-微信公众号 抖音公众号
资质认证：
合作快递：
支付方式：
Copyright © 2024 Jiepei.com Inc. All Rights Reserved. 版权所有:杭州捷配信息科技有限公司 浙公网安备 33010502006866号 浙ICP备10014259号-119 营业执照ICP证