Datasheet > 71V65803S150BQ

71V65803S150BQ

更新时间： 2024-09-20 06:56:15

品牌	Logo	应用领域
艾迪悌 - IDT		/
页数	文件大小	规格书
26页	500K
描述
CABGA-165, Tray

阅读下载

中文翻译

获取价格

数据手册

如果您发现信息不准确，欢迎纠错

71V65803S150BQ 数据手册

256K x 36, 512K x 18

3.3V Synchronous ZBT™ SRAMs

ZBT™Feature

IDT71V65603

IDT71V65803

3.3V I/O, Burst Counter

PipelinedOutputs

Features

AddressandcontrolsignalsareappliedtotheSRAMduringoneclock

cycle,andtwocycleslatertheassociateddatacycleoccurs,beitreadorwrite.

TheIDT71V65603/5803containdataI/O,addressandcontrolsignal

registers.Outputenableistheonlyasynchronoussignalandcanbeused

todisabletheoutputsatanygiventime.

◆

256K x 36, 512K x 18 memory configurations

◆

Supports high performance system speed - 150MHz

(3.8ns Clock-to-Data Access)

ZBT Feature - No dead cycles between write and read cycles

Internally synchronized output buffer enable eliminates the

need to control OE

Single R/W (READ/WRITE) control pin

Positive clock-edge triggered address, data, and control

signal registers for fully pipelined applications

4-word burst capability (interleaved or linear)

Individual byte write (BW¹- BW⁴) control (May tie active)

Three chip enables for simple depth expansion

3.3V power supply (±5%)

3.3V I/O Supply (VDDQ)

Power down controlled by ZZ input

Packaged in a JEDEC standard 100-pin plastic thin quad

flatpack (TQFP), 119 ball grid array (BGA) and 165 fine pitch

ball grid array(fBGA).

◆

AClockEnable(CEN)pinallowsoperationoftheIDT71V65603/5803to

besuspendedaslongasnecessary.Allsynchronousinputsareignoredwhen

(CEN)ishighandtheinternaldeviceregisterswillholdtheirpreviousvalues.

Therearethreechipenablepins(CE1,CE2,CE2)thatallowtheuser

todeselectthedevicewhendesired.Ifanyoneofthesethreearenotasserted

whenADV/LDislow,nonewmemoryoperationcanbeinitiated.However,

anypendingdatatransfers(readsorwrites)willbecompleted.Thedatabus

willtri-statetwocyclesafterchipisdeselectedorawriteisinitiated.

TheIDT71V65603/5803haveanon-chipburstcounter.Intheburst

mode,theIDT71V65603/5803canprovidefourcyclesofdataforasingle

address presented to the SRAM. The order of the burst sequence is

defined by the LBO input pin. The LBO pin selects between linear and

interleaved burst sequence. The ADV/LDsignal is used to load a new

externaladdress(ADV/LD=LOW) orincrementtheinternalburstcounter

(ADV/LD = HIGH).

◆

Description

The IDT71V65603/5803 are 3.3V high-speed 9,437,184-bit

(9Megabit)synchronousSRAMS.Theyaredesignedtoeliminatedeadbus

cycleswhenturningthebusaroundbetweenreadsandwrites,orwritesand

The IDT71V65603/5803 SRAM utilize IDT's latest high-performance

CMOSprocess,andarepackagedinaJEDECStandard14mmx20mm100-

pinthinplasticquadflatpack(TQFP)aswellasa119ballgridarray(BGA)and

165 fine pitch ball grid array (fBGA).

reads.Thus,theyhavebeengiventhenameZBT ,orZeroBusTurnaround.

PinDescriptionSummary

A⁰-A¹⁸

Address Inputs

Input

I/O

Synchronous

Asynchronous

Synchronous

N/A

Chip Enables

CE , CE₂, CE

Output Enable

R/W

Read/Write Signal

Clock Enable

CEN

Individual Byte Write Selects

Clock

BW¹, BW², BW³, BW4

CLK

ADV/LD

Advance burst address / Load new address

Linear / Interleaved Burst Order

Sleep Mode

Synchronous

Static

LBO

Asynchronous

Synchronous

Static

I/O⁰-I/O³¹, I/O^P1-I/O^P4

V^DD, V^DDQ

Data Input / Output

Core Power, I/O Power

Ground

Supply

Static

5304 tbl 01

ZBT and Zero Bus Turnaround are trademarks of Integrated Device Technology, Inc. and the architecture is supported by Micron Technology and Motorola, Inc.

SEPTEMBER 2004

MARCH 2009

DSC-5304/06

12 3 4 5 6 7...26

中文翻译

下载PDF

与71V65803S150BQ相关器件

型号	品牌	获取价格	描述	数据表
71V65803S150BQG	IDT	获取价格	CABGA-165, Tray
71V65803S150BQG8	IDT	获取价格	CABGA-165, Reel
71V65803S150BQGI	IDT	获取价格	ZBT SRAM, 512KX18, 3.8ns, CMOS, PBGA165, 13 X 15 MM, BGA-165
71V65803S150PFGI	IDT	获取价格	TQFP-100, Tray
71V65803S150PFI8	IDT	获取价格	ZBT SRAM, 512KX18, 3.8ns, CMOS, PQFP100, 14 X 20 MM, 1.40 MM HEIGHT, POWER, PLASTIC, TQFP-
71V65803Z100BGG	IDT	获取价格	3.3V Synchronous ZBT SRAMs
71V65803Z100BGGI	IDT	获取价格	3.3V Synchronous ZBT SRAMs
71V65803Z100BQG	IDT	获取价格	3.3V Synchronous ZBT SRAMs
71V65803Z100BQGI	IDT	获取价格	3.3V Synchronous ZBT SRAMs
71V65803Z100PFG	IDT	获取价格	3.3V Synchronous ZBT SRAMs

与71V65803S150BQ相关文章

摩尔斯微电子在美国约书亚树国家公园测试 Wi-Fi HaLow
2024-09-18

26
贸泽上架Tallysman TW5386智能GNSS天线
2024-09-18

24
SL74HC10N：高性能三输入与非门解析
2024-09-03

99
AIC1781A 电池充电控制器深度解析
2024-09-03

91

产品中心

服务支持

精选活动

关于我们

帮助中心

71V65803S150BQ

71V65803S150BQ 数据手册

与71V65803S150BQ相关器件

与71V65803S150BQ相关文章

您还可以找

产品中心

服务支持

精选活动

关于我们

帮助中心

71V65803S150BQ

71V65803S150BQ 数据手册

与71V65803S150BQ相关器件

与71V65803S150BQ相关文章

您还可以找

您在本页遇到什么问题？