Datasheet > 71V65603ZS133BQGI

71V65603ZS133BQGI

更新时间： 2024-12-02 07:21:23

品牌	Logo	应用领域
艾迪悌 - IDT		静态存储器
页数	文件大小	规格书
26页	440K
描述
ZBT SRAM, 256KX36, 4.2ns, CMOS, PBGA165

阅读下载

中文翻译

获取价格

数据手册

如果您发现信息不准确，欢迎纠错

71V65603ZS133BQGI 数据手册

浏览型号71V65603ZS133BQGI的Datasheet PDF文件第2页

浏览型号71V65603ZS133BQGI的Datasheet PDF文件第3页

浏览型号71V65603ZS133BQGI的Datasheet PDF文件第4页

浏览型号71V65603ZS133BQGI的Datasheet PDF文件第5页

浏览型号71V65603ZS133BQGI的Datasheet PDF文件第6页

浏览型号71V65603ZS133BQGI的Datasheet PDF文件第7页

256K x 36, 512K x 18

3.3V Synchronous ZBT™ SRAMs

ZBT™Feature

IDT71V65603/Z

IDT71V65803/Z

3.3V I/O, Burst Counter

PipelinedOutputs

Features

AddressandcontrolsignalsareappliedtotheSRAMduringoneclock

cycle,andtwocycleslatertheassociateddatacycleoccurs,beitreadorwrite.

TheIDT71V65603/5803containdataI/O,addressandcontrolsignal

registers.Outputenableistheonlyasynchronoussignalandcanbeused

todisabletheoutputsatanygiventime.

◆

256K x 36, 512K x 18 memory configurations

◆

Supports high performance system speed - 150MHz

(3.8ns Clock-to-Data Access)

◆

ZBT^TMFeature - No dead cycles between write and read cycles

◆

Internally synchronized output buffer enable eliminates the

AClockEnable(CEN)pinallowsoperationoftheIDT71V65603/5803to

besuspendedaslongasnecessary.Allsynchronousinputsareignoredwhen

(CEN)ishighandtheinternaldeviceregisterswillholdtheirpreviousvalues.

Therearethreechipenablepins(CE1, CE2, CE2)thatallowtheuser

todeselectthedevicewhendesired.Ifanyoneofthesethreearenotasserted

whenADV/LDislow,nonewmemoryoperationcanbeinitiated.However,

anypendingdatatransfers(readsorwrites)willbecompleted.Thedatabus

willtri-statetwocyclesafterchipisdeselectedorawriteisinitiated.

TheIDT71V65603/5803haveanon-chipburstcounter.Intheburst

mode,theIDT71V65603/5803canprovidefourcyclesofdataforasingle

address presented to the SRAM. The order of the burst sequence is

defined by the LBO input pin. The LBO pin selects between linear and

interleaved burst sequence. The ADV/LDsignal is used to load a new

externaladdress(ADV/LD=LOW) orincrementtheinternalburstcounter

(ADV/LD = HIGH).

need to control OE

Single R/W (READ/WRITE) control pin

Positive clock-edge triggered address, data, and control

signal registers for fully pipelined applications

4-word burst capability (interleaved or linear)

Individual byte write (BW1 - BW4) control (May tie active)

Three chip enables for simple depth expansion

3.3V power supply (±5%)

3.3V I/O Supply (VDDQ)

Power down controlled by ZZ input

Packaged in a JEDEC standard 100-pin plastic thin quad

flatpack (TQFP), 119 ball grid array (BGA) and 165 fine pitch

ball grid array(fBGA).

◆

Description

The IDT71V65603/5803 are 3.3V high-speed 9,437,184-bit

(9Megabit)synchronousSRAMS.Theyaredesignedtoeliminatedeadbus

cycleswhenturningthebusaroundbetweenreadsandwrites, orwritesand

reads.Thus,theyhavebeengiventhenameZBT^TM,orZeroBusTurnaround.

The IDT71V65603/5803 SRAM utilize IDT's latest high-performance

CMOSprocess,andarepackagedinaJEDECStandard14mmx20mm100-

pinthinplasticquadflatpack(TQFP)aswellasa119ballgridarray(BGA)and

165 fine pitch ball grid array (fBGA) .

PinDescriptionSummary

0-A18

Address Inputs

Input

I/O

Synchronous

Asynchronous

Synchronous

N/A

Chip Enables

CE1

, CE

Output Enable

R/W

Read/Write Signal

Clock Enable

CEN

Individual Byte Write Selects

Clock

, BW

CLK

ADV/LD

LBO

Advance burst address / Load new address

Linear / Interleaved Burst Order

Sleep Mode

Synchronous

Static

Asynchronous

Synchronous

Static

I/O

-I/O31, I/OP1-I/OP4

Data Input / Output

Core Power, I/O Power

Ground

DD, VDDQ

Supply

Static

5304 tbl 01

ZBT and Zero Bus Turnaround are trademarks of Integrated Device Technology, Inc. and the architecture is supported by Micron Technology and Motorola, Inc.

FEBRUARY 2007

DSC-5304/07

12 3 4 5 6 7...26

中文翻译

下载PDF

与71V65603ZS133BQGI相关器件

型号	品牌	获取价格	描述	数据表
71V65603ZS133PF8	IDT	获取价格	ZBT SRAM, 256KX36, 4.2ns, CMOS, PQFP100
71V65603ZS150BGG	IDT	获取价格	ZBT SRAM, 256KX36, 3.8ns, CMOS, PBGA119
71V65603ZS150PFG	IDT	获取价格	ZBT SRAM, 256KX36, 3.8ns, CMOS, PQFP100
71V65703	RENESAS	获取价格	3.3V 256K x 36 ZBT Synchronous 3.3V I/O Flowthrough SRAM
71V65703S75BGGI8	IDT	获取价格	ZBT SRAM, 256KX36, 7.5ns, CMOS, PBGA119, 14 X 20 MM, 1.40 MM HEIGHT, GREEN, PLASTIC, MO-13
71V65703S75BQGI	IDT	获取价格	ZBT SRAM, 256KX36, 7.5ns, CMOS, PBGA165, 13 X 15 MM, FPBGA-165
71V65703S75BQGI8	IDT	获取价格	ZBT SRAM, 256KX36, 7.5ns, CMOS, PBGA165, 13 X 15 MM, GREEN, FPBGA-165
71V65703S75BQI	IDT	获取价格	ZBT SRAM, 256KX36, 7.5ns, CMOS, PBGA165, 13 X 15 MM, 1.2 MM HEIGHT, 1 MM PITCH, FPBGA-165
71V65703S75PFI	ROCHESTER	获取价格	256KX36 ZBT SRAM, 7.5ns, PQFP100, 14 X 20 MM, 1.40 MM HEIGHT, MO-136DJ, PLASTIC, TQFP-100
71V65802100BGI	IDT	获取价格	ZBT SRAM, 512KX18, 5ns, CMOS, PBGA119, 14 X 22 MM, 1.27 MM PITCH, MS-028AA, BGA-119

与71V65603ZS133BQGI相关文章

解析光耦仿真器：升级光耦合器技术的必要性
2024-11-18

53
英伟达新一代Blackwell GPU过热问题致交付延迟
2024-11-18

42
国产厂商思特威CMOS图像传感器芯片单月出货超1亿颗，技术创新引领行业发展
2024-11-14

70
台积电5nm和3nm产能利用率达100%，半导体行业景气度持续攀升
2024-11-14

66

产品中心

服务支持

精选活动

关于我们

帮助中心

71V65603ZS133BQGI

71V65603ZS133BQGI 数据手册

与71V65603ZS133BQGI相关器件

与71V65603ZS133BQGI相关文章

您还可以找

产品中心

服务支持

精选活动

关于我们

帮助中心

71V65603ZS133BQGI

71V65603ZS133BQGI 数据手册

与71V65603ZS133BQGI相关器件

与71V65603ZS133BQGI相关文章

您还可以找

您在本页遇到什么问题？