5秒后页面跳转
71V3576S133BGI8 PDF预览

71V3576S133BGI8

更新时间: 2024-11-10 07:42:15
品牌 Logo 应用领域
艾迪悌 - IDT 静态存储器
页数 文件大小 规格书
22页 622K
描述
Standard SRAM, 128KX36, 4.2ns, CMOS, PBGA119

71V3576S133BGI8 数据手册

 浏览型号71V3576S133BGI8的Datasheet PDF文件第2页浏览型号71V3576S133BGI8的Datasheet PDF文件第3页浏览型号71V3576S133BGI8的Datasheet PDF文件第4页浏览型号71V3576S133BGI8的Datasheet PDF文件第5页浏览型号71V3576S133BGI8的Datasheet PDF文件第6页浏览型号71V3576S133BGI8的Datasheet PDF文件第7页 
128K x 36, 256K x 18  
IDT71V3576S  
IDT71V3578S  
IDT71V3576SA  
IDT71V3578SA  
3.3VSynchronousSRAMs  
3.3VI/O,PipelinedOutputs  
BurstCounter,SingleCycleDeselect  
Features  
Description  
128K x 36, 256K x 18 memory configurations  
The IDT71V3576/78 are high-speed SRAMs organized as  
128Kx36/256Kx18.TheIDT71V3576/78SRAMs containwrite,data,  
addressandcontrolregisters. InternallogicallowstheSRAMtogenerate  
aself-timedwritebaseduponadecisionwhichcanbeleftuntiltheendof  
thewritecycle.  
Supports high system speed:  
CommercialandIndustrial:  
– 150MHz 3.8ns clock access time  
– 133MHz 4.2ns clock access time  
LBO input selects interleaved or linear burst mode  
Theburstmodefeatureoffersthehighestlevelofperformancetothe  
Self-timedwritecyclewithglobalwritecontrol(GW),bytewrite systemdesigner,astheIDT71V3576/78canprovidefourcyclesofdata  
enable (BWE), and byte writes (BWx)  
3.3V core power supply  
Power down controlled by ZZ input  
3.3V I/O  
Optional - Boundary Scan JTAG Interface (IEEE 1149.1  
compliant)  
Packaged in a JEDEC Standard 100-pin plastic thin quad orderofthesethreeaddressesaredefinedbytheinternalburstcounter  
flatpack(TQFP),119ballgridarray(BGA)and165finepitchball andthe LBO inputpin.  
grid array (fBGA)  
forasingleaddress presentedtotheSRAM. Aninternalburstaddress  
counteracceptsthefirstcycleaddressfromtheprocessor,initiatingthe  
accesssequence.Thefirstcycleofoutputdatawillbepipelinedforone  
cycle before it is available on the next rising clock edge. If burst mode  
operationisselected(ADV=LOW),thesubsequentthreecyclesofoutput  
datawillbeavailabletotheuseronthenextthreerisingclockedges. The  
The IDT71V3576/78 SRAMs utilize IDT’s latest high-performance  
CMOSprocessandarepackagedinaJEDECstandard14mmx20mm  
100-pinthinplasticquadflatpack(TQFP)aswellasa119ballgridarray  
(BGA) and a 165 fine pitch ball grid array (fBGA).  
PinDescriptionSummary  
A0-A17  
Address Inputs  
Input  
Input  
Input  
Input  
Input  
Input  
Input  
Input  
Input  
Input  
Input  
Input  
Input  
Input  
Input  
Output  
Input  
Input  
I/O  
Synchronous  
Synchronous  
Synchronous  
Asynchronous  
Synchronous  
Synchronous  
Synchronous  
N/A  
Chip Enable  
CE  
CS  
0
, CS  
1
Chip Selects  
Output Enable  
OE  
GW  
Global Write Enable  
Byte Write Enable  
Individual Byte Write Selects  
Clock  
BWE  
BW , BW  
1
2
, BW  
3
, BW (1)  
4
CLK  
Burst Address Advance  
Address Status (Cache Controller)  
Address Status (Processor)  
Linear / Interleaved Burst Order  
Test Mode Select  
Test Data Input  
Synchronous  
Synchronous  
Synchronous  
DC  
ADV  
ADSC  
ADSP  
LBO  
TMS  
TDI  
Synchronous  
Synchronous  
N/A  
TCK  
TDO  
Test Clock  
Test Data Output  
Synchronous  
Asynchronous  
Asynchronous  
Synchronous  
N/A  
JTAG Reset (Optional)  
Sleep Mode  
TRST  
ZZ  
I/O  
0
-I/O31, I/OP1-I/OP4  
DD, VDDQ  
SS  
Data Input / Output  
Core Power, I/O Power  
Ground  
V
Supply  
Supply  
V
N/A  
5279 tbl 01  
NOTE:  
1. BW3 and BW4 are not applicable for the IDT71V3578.  
JANUARY 2004  
1
©2004IntegratedDeviceTechnology,Inc.  
DSC-5279/04  

与71V3576S133BGI8相关器件

型号 品牌 获取价格 描述 数据表
71V3576S133BQG IDT

获取价格

Cache SRAM, 128KX36, 4.2ns, CMOS, PBGA165, ROHS COMPLIANT, FBGA-165
71V3576S133BQI IDT

获取价格

Standard SRAM, 128KX36, 4.2ns, CMOS, PBGA165
71V3576S133BQI8 IDT

获取价格

Standard SRAM, 128KX36, 4.2ns, CMOS, PBGA165
71V3576S133PF IDT

获取价格

Cache SRAM, 128KX36, 4.2ns, CMOS, PQFP100, 14 X 20 MM, PLASTIC, TQFP-100
71V3576S133PF8 IDT

获取价格

暂无描述
71V3576S133PFG IDT

获取价格

3.3V Synchronous SRAMs 3.3V I/O, Pipelined Outputs Burst Counter, Single Cycle Deselect
71V3576S133PFG8 IDT

获取价格

3.3V Synchronous SRAMs 3.3V I/O, Pipelined Outputs Burst Counter, Single Cycle Deselect
71V3576S133PFGI IDT

获取价格

3.3V Synchronous SRAMs 3.3V I/O, Pipelined Outputs Burst Counter, Single Cycle Deselect
71V3576S133PFGI8 IDT

获取价格

3.3V Synchronous SRAMs 3.3V I/O, Pipelined Outputs Burst Counter, Single Cycle Deselect
71V3576S133PFI8 IDT

获取价格

Cache SRAM, 128KX36, 4.2ns, CMOS, PQFP100, 14 X 20 MM, PLASTIC, TQFP-100