5秒后页面跳转
70V27WL35BFGI PDF预览

70V27WL35BFGI

更新时间: 2024-11-08 20:46:43
品牌 Logo 应用领域
艾迪悌 - IDT 静态存储器内存集成电路
页数 文件大小 规格书
21页 178K
描述
Dual-Port SRAM, 32KX16, 35ns, CMOS, PBGA144, 12 X 12 MM, 1.40 MM HEIGHT, GREEN, FBGA-144

70V27WL35BFGI 技术参数

是否无铅: 不含铅是否Rohs认证: 符合
生命周期:Obsolete零件包装代码:BGA
包装说明:12 X 12 MM, 1.40 MM HEIGHT, GREEN, FBGA-144针数:144
Reach Compliance Code:compliantECCN代码:EAR99
HTS代码:8542.32.00.41风险等级:5.68
最长访问时间:35 nsJESD-30 代码:S-PBGA-B144
JESD-609代码:e3内存密度:524288 bit
内存集成电路类型:DUAL-PORT SRAM内存宽度:16
功能数量:1端子数量:144
字数:32768 words字数代码:32000
工作模式:ASYNCHRONOUS最高工作温度:85 °C
最低工作温度:-40 °C组织:32KX16
封装主体材料:PLASTIC/EPOXY封装代码:BGA
封装形状:SQUARE封装形式:GRID ARRAY
并行/串行:PARALLEL峰值回流温度(摄氏度):260
认证状态:Not Qualified最大供电电压 (Vsup):3.6 V
最小供电电压 (Vsup):3 V标称供电电压 (Vsup):3.3 V
表面贴装:YES技术:CMOS
温度等级:INDUSTRIAL端子面层:MATTE TIN
端子形式:BALL端子位置:BOTTOM
处于峰值回流温度下的最长时间:30Base Number Matches:1

70V27WL35BFGI 数据手册

 浏览型号70V27WL35BFGI的Datasheet PDF文件第2页浏览型号70V27WL35BFGI的Datasheet PDF文件第3页浏览型号70V27WL35BFGI的Datasheet PDF文件第4页浏览型号70V27WL35BFGI的Datasheet PDF文件第5页浏览型号70V27WL35BFGI的Datasheet PDF文件第6页浏览型号70V27WL35BFGI的Datasheet PDF文件第7页 
HIGH-SPEED 3.3V  
32K x 16 DUAL-PORT  
STATIC RAM  
IDT70V27S/L  
Features:  
IDT70V27 easily expands data bus width to 32 bits or more  
using the Master/Slave select when cascading more than  
one device  
M/S = VIH for BUSY output flag on Master,  
M/S = VIL for BUSY input on Slave  
True Dual-Ported memory cells which allow simultaneous  
access of the same memory location  
High-speed access  
– Commercial:15/20/25/35/55ns(max.)  
Industrial:20/35ns (max.)  
Low-power operation  
Busy and Interrupt Flags  
On-chip port arbitration logic  
IDT70V27S  
Full on-chip hardware support of semaphore signaling  
between ports  
Fully asynchronous operation from either port  
LVTTL-compatible, single 3.3V (±0.3V) power supply  
Available in 100-pin Thin Quad Flatpack (TQFP), and 144-  
pin Fine Pitch BGA (fpBGA)  
Industrial temperature range (-40°C to +85°C) is available  
for selected speeds  
Green parts available, see ordering information  
Active:500mW(typ.)  
Standby: 3.3mW (typ.)  
IDT70V27L  
Active:500mW(typ.)  
Standby:660µW(typ.)  
Separate upper-byte and lower-byte control for bus  
matching capability  
Dual chip enables allow for depth expansion without  
external logic  
FunctionalBlockDiagram  
R/W  
L
R/WR  
UB  
L
UB  
R
CE0L  
CE0R  
CE1L  
CE1R  
OE  
R
OE  
L
L
LB  
R
LB  
I/O8-15L  
I/O0-7L  
I/O8-15R  
I/O0-7R  
I/O  
Control  
I/O  
Control  
,
(1,2)  
(1,2)  
BUSY  
L
BUSY  
R
32Kx16  
A
14R  
0R  
A
14L  
0L  
Address  
Decoder  
Address  
Decoder  
MEMORY  
ARRAY  
70V27  
A
A
A
14L  
A
A
CE0R  
14R  
0R  
A
CE0L  
0L  
ARBITRATION  
INTERRUPT  
SEMAPHORE  
LOGIC  
CE1L  
CE1R  
OE  
OE  
L
R
R/  
WL  
R/WR  
L
L
SEM  
INT  
SEM  
R
(2)  
(2)  
INT  
R
M/S(2)  
NOTES:  
3603 drw 01  
1) BUSY is an input as a Slave (M/S=VIL) and an output as a Master (M/S=VIH).  
2) BUSY and INT are non-tri-state totem-pole outputs (push-pull).  
OCTOBER 2008  
6.01  
1
DSC3603/11  
©2008IntegratedDeviceTechnology,Inc.  

与70V27WL35BFGI相关器件

型号 品牌 获取价格 描述 数据表
70V27WL35PFG IDT

获取价格

Dual-Port SRAM, 32KX16, 35ns, CMOS, PQFP100, 14 X 14 MM, 1.40 MM HEIGHT, GREEN, TQFP-100
70V27WL35PFGI IDT

获取价格

Dual-Port SRAM, 32KX16, 35ns, CMOS, PQFP100, 14 X 14 MM, 1.40 MM HEIGHT, GREEN, TQFP-100
70V27WL55BFG IDT

获取价格

Dual-Port SRAM, 32KX16, 55ns, CMOS, PBGA144, 12 X 12 MM, 1.40 MM HEIGHT, GREEN, FBGA-144
70V27WL55PFG IDT

获取价格

Dual-Port SRAM, 32KX16, 55ns, CMOS, PQFP100, 14 X 14 MM, 1.40 MM HEIGHT, GREEN, TQFP-100
70V27WS15BF IDT

获取价格

Application Specific SRAM, 32KX16, 15ns, CMOS, PBGA144
70V27WS15BFG IDT

获取价格

Dual-Port SRAM, 32KX16, 15ns, CMOS, PBGA144, 12 X 12 MM, 1.40 MM HEIGHT, GREEN, FBGA-144
70V27WS15PF IDT

获取价格

Application Specific SRAM, 32KX16, 15ns, CMOS, PQFP100
70V27WS15PFG IDT

获取价格

暂无描述
70V27WS20PF IDT

获取价格

Application Specific SRAM, 32KX16, 20ns, CMOS, PQFP100
70V27WS20PFG IDT

获取价格

Application Specific SRAM, 32KX16, 20ns, CMOS, PQFP100