5秒后页面跳转
70V28L15PFGI8 PDF预览

70V28L15PFGI8

更新时间: 2024-09-20 00:58:19
品牌 Logo 应用领域
艾迪悌 - IDT /
页数 文件大小 规格书
17页 655K
描述
HIGH-SPEED 3.3V 64K x 16 DUAL-PORT STATIC RAM

70V28L15PFGI8 数据手册

 浏览型号70V28L15PFGI8的Datasheet PDF文件第2页浏览型号70V28L15PFGI8的Datasheet PDF文件第3页浏览型号70V28L15PFGI8的Datasheet PDF文件第4页浏览型号70V28L15PFGI8的Datasheet PDF文件第5页浏览型号70V28L15PFGI8的Datasheet PDF文件第6页浏览型号70V28L15PFGI8的Datasheet PDF文件第7页 
IDT70V28L  
HIGH-SPEED 3.3V  
64K x 16 DUAL-PORT  
STATIC RAM  
Features  
True Dual-Ported memory cells which allow simultaneous  
access of the same memory location  
High-speed access  
M/S = VIH for BUSY output flag on Master,  
M/S = VIL for BUSY input on Slave  
Busy and Interrupt Flags  
– Commercial: 15/20ns (max.)  
– Industrial: 20ns (max.)  
On-chip port arbitration logic  
Full on-chip hardware support of semaphore signaling  
between ports  
Low-power operation  
– IDT70V28L  
Fully asynchronous operation from either port  
Separate upper-byte and lower-byte controls for multi-  
plexed bus and bus matching compatibility  
LVTTL-compatible, single 3.3V (±0.3V) power supply  
Available in a 100-pin TQFP  
Active: 440mW (typ.)  
Standby: 660µW (typ.)  
Dual chip enables allow for depth expansion without  
external logic  
IDT70V28 easily expands data bus width to 32 bits or  
more using the Master/Slave select when cascading more  
than one device  
Industrial temperature range (–40°C to +85°C) is available  
for selected speeds  
Green parts available, see ordering information  
Functional Block Diagram  
R/W  
L
R/WR  
UBL  
UBR  
CE0L  
CE0R  
CE1L  
CE1R  
OER  
OEL  
LBR  
LBL  
I/O 8-15L  
I/O8-15R  
I/O0-7R  
I/O  
Control  
I/O  
Control  
0-7L  
I/O  
(1,2)  
(1,2)  
BUSY  
R
BUSY  
L
64Kx16  
MEMORY  
ARRAY  
70V28  
15L  
A
15R  
0R  
A
Address  
Decoder  
Address  
Decoder  
A
0L  
A
16  
16  
ARBITRATION  
INTERRUPT  
SEMAPHORE  
LOGIC  
CE0R  
CE0L  
CE1L  
OEL  
CE1R  
OER  
R/W  
L
R/WR  
SEM  
L
(2)  
SEM  
R
(2)  
INTR  
INT  
L
M/S(1)  
NOTES:  
4849 drw 01  
1. BUSY is an input as a Slave (M/S=VIL) and an output when it is a Master (M/S=VIH).  
2. BUSY and INT are non-tri-state totem-pole outputs (push-pull).  
APRIL 2015  
1
DSC-4849/6  
©2015 Integrated Device Technology, Inc.  

与70V28L15PFGI8相关器件

型号 品牌 获取价格 描述 数据表
70V28L15PFI IDT

获取价格

Dual-Port SRAM, 64KX16, 15ns, CMOS, PQFP100, TQFP-100
70V28L20PFG IDT

获取价格

HIGH-SPEED 3.3V 64K x 16 DUAL-PORT STATIC RAM
70V28L20PFG8 IDT

获取价格

HIGH-SPEED 3.3V 64K x 16 DUAL-PORT STATIC RAM
70V28L20PFGI IDT

获取价格

HIGH-SPEED 3.3V 64K x 16 DUAL-PORT STATIC RAM
70V28L20PFGI8 IDT

获取价格

HIGH-SPEED 3.3V 64K x 16 DUAL-PORT STATIC RAM
70V3319 RENESAS

获取价格

256K x 18 Sync, 3.3V Dual-Port RAM, Pipelined/Flow-Through, Interleaved I/O's
70V3319S133BCG IDT

获取价格

HIGH-SPEED 3.3V 256/128K x 18 SYNCHRONOUS DUAL-PORT STATIC RAM
70V3319S133BCG8 IDT

获取价格

HIGH-SPEED 3.3V 256/128K x 18 SYNCHRONOUS DUAL-PORT STATIC RAM
70V3319S133BCGI IDT

获取价格

HIGH-SPEED 3.3V 256/128K x 18 SYNCHRONOUS DUAL-PORT STATIC RAM
70V3319S133BCGI8 IDT

获取价格

HIGH-SPEED 3.3V 256/128K x 18 SYNCHRONOUS DUAL-PORT STATIC RAM