Datasheet > Z16C3010AEG

Z16C3010AEG

更新时间： 2024-11-01 20:29:35

品牌	Logo	应用领域
IXYS		通信时钟数据传输外围集成电路
页数	文件大小	规格书
87页	1040K
描述
Multi Protocol Controller, 2 Channel(s), 1.25MBps, CMOS, PQFP100, VQFP-100

阅读下载

中文翻译

获取价格

技术参数
数据手册

如果您发现信息不准确，欢迎纠错

Z16C3010AEG 技术参数

是否无铅：	不含铅	生命周期：	Active
零件包装代码：	QFP	包装说明：	LFQFP, LDCC68,1.0SQ
针数：	100	Reach Compliance Code：	unknown
HTS代码：	8542.31.00.01	风险等级：	5.62
Is Samacsys：	N	地址总线宽度：	16
边界扫描：	NO	总线兼容性：	8X86; 680X0
最大时钟频率：	20 MHz	通信协议：	ASYNC, BIT; SYNC, BYTE; SYNC, HDLC; SYNC, SDLC; BISYNC; EXT SYNC; BISYNC TRANSPARENT; NBIP
数据编码/解码方法：	NRZ; NRZI-MARK; NRZI-SPACE; BIPH-MARK(FM1); BIPH-SPACE(FM0); BIPH-LEVEL(MANCHESTER); DIFF BIPH-LEVEL	最大数据传输速率：	1.25 MBps
外部数据总线宽度：	16	JESD-30 代码：	S-PQFP-G100
JESD-609代码：	e3	长度：	14 mm
低功率模式：	NO	串行 I/O 数：	2
端子数量：	100	最高工作温度：	85 °C
最低工作温度：	-40 °C	封装主体材料：	PLASTIC/EPOXY
封装代码：	LFQFP	封装等效代码：	LDCC68,1.0SQ
封装形状：	SQUARE	封装形式：	FLATPACK, LOW PROFILE, FINE PITCH
峰值回流温度（摄氏度）：	225	电源：	5 V
认证状态：	Not Qualified	座面最大高度：	1.6 mm
子类别：	Other uPs/uCs/Peripheral ICs	最大压摆率：	50 mA
最大供电电压：	5.5 V	最小供电电压：	4.5 V
标称供电电压：	5 V	表面贴装：	YES
技术：	CMOS	温度等级：	INDUSTRIAL
端子面层：	TIN	端子形式：	GULL WING
端子节距：	0.5 mm	端子位置：	QUAD
处于峰值回流温度下的最长时间：	30	宽度：	14 mm
uPs/uCs/外围集成电路类型：	SERIAL IO/COMMUNICATION CONTROLLER, MULTI PROTOCOL	Base Number Matches：	1

Z16C3010AEG 数据手册

PRODUCT SPECIFICATION

<ꢀꢁ%ꢂꢃ

%/15ꢆ75% ꢆ70+8'45#.ꢆ

5'4+#.ꢆ%10641..'4

('#674'5

• Two Independent 0-to-10-mbps Full-Duplex Channels,

each with Two Baud Rate Generators and One Digital

Phase-Locked Loop for Clock Recovery

Receive Sync Stripping; Optional Preamble Transmis-

sion; 16- or 32-Bit CRC

• Transparent Bisync Mode with EBCDIC or ASCII Char-

acter Code; Automatic CRC Handling; Programmable

Idle Line Condition; Optional Preamble Transmission;

Automatic Recognition of DLE, SYN, SOH, ITX, ETX,

ETB, EOT, ENQ and ITB

• 32-Byte Data FIFO’s for each Receiver and Transmitter

• 110-ns Bus Cycle Time, 16-Bit Data Bus Bandwidth

• Multi-Protocol Operation under Program Control with

• External Character Sync Mode for Receive

Independent Mode Selection for Receiver and Transmit-

ter

• HDLC/SDLC Mode with Eight-Bit Address Compare;

Extended Address Field Option; 16- or 32-Bit CRC; Pro-

grammable Idle Line Condition; Optional Preamble

Transmission and Loop Mode

• Async Mode with 1 to 8 Bits/Character, 1/16 to 2 Stop

Bits/Character in 1/16-Bit Increments; Programmable

Clock Factor; Break Detect and Generation; Odd, Even,

Mark, Space or no Parity and Framing Error Detection;

Supports One Address/Data Bit and MIL STD 1553B

Protocols

• DMA Interface with Separate Request and Acknowl-

edge for Each Receiver and Transmitter

• Channel Load Command for DMA Controlled Initializa-

tion

• Byte Oriented Synchronous Mode with One to Eight

Bits/Character; Programmable Idle Line Condition; Op-

tional Receive Sync Stripping; Optional Preamble

Transmission; 16- or 32-Bit CRC and Transmit-to-Re-

ceive Slaving (for X.21)

• Flexible Bus Interface for Direct Connection to Most

Microprocessors; User Programmable for 8 or 16 Bits

Wide. Directly Supports 680X0 Family or 8X86 Family

Bus Interfaces

• Low Power CMOS

• Bisync Mode with 2- to 16-Bit Programmable Sync

Character; Programmable Idle Line Condition; Optional • 68-Pin PLCC/100-Pin VQFP Packages

)'0'4#.ꢄ&'5%4+26+10

The Z16C30 USC™ Universal Serial Controller is a dual-

channel multi-protocol data communications peripheral de-

signed for use with any conventional multiplexed or non-

multiplexed bus. The USC functions as a serial-to-parallel,

parallel-to-serial converter/controller and may be software

configured to satisfy a wide variety of serial communica-

tions applications. The device contains a variety of new, so-

phisticated internal functions including two baud rate gen-

erators per channel, one digital phase-locked loop per

channel, character counters for both receive and transmit in

each channel and 32-byte data FIFO’s for each receiver and

transmitter (Figure 1).

ZiLOG now offers a high speed version of the USC with

improved bus bandwidth. CPU bus accesses have been

shortened from 160 ns per access to 110 ns per access. The

USC has a transmit and receive clock range of up to 10 MHz

&5ꢀꢀꢁꢂꢀꢃꢄ5%%ꢀꢅꢂꢂ

ꢃ

12 3 4 5 6 7...87

中文翻译

下载PDF

与Z16C3010AEG相关器件

型号	品牌	获取价格	描述	数据表
Z16C3010AEG-ND	ZILOG	获取价格	CMOS USC Universal Serial Controller
Z16C3010ASC	ZILOG	获取价格	CMOS USC Universal Serial Controller
Z16C3010ASC	IXYS	获取价格	Multi Protocol Controller, 2 Channel(s), 1.25MBps, CMOS, PQFP100, VQFP-100
Z16C3010ASC00TR	ZILOG	获取价格	CMOS USC Universal Serial Controller
Z16C3010ASG	ZILOG	获取价格	CMOS USC Universal Serial Controller
Z16C3010ASG	IXYS	获取价格	Multi Protocol Controller, 2 Channel(s), 1.25MBps, CMOS, PQFP100, VQFP-100
Z16C3010GMB	ZILOG	获取价格	Multi Protocol Controller, 2 Channel(s), 1.25MBps, CMOS, CPGA68, CERAMIC, PGA-68
Z16C30-10GMB	ETC	获取价格	Communications Controller
Z16C3010GME	ZILOG	获取价格	Serial I/O Controller, 2 Channel(s), 1.25MBps, CMOS, CPGA68, PGA-68
Z16C30-10GME	ETC	获取价格	Communications Controller

与Z16C3010AEG相关文章

三星深化印度制造布局，供应链本地化进程加速
2024-10-29

22
芯擎科技“星辰一号”自动驾驶芯片点亮成功，2025年量产在即
2024-10-29

23
纳微科技震撼发布GaNSlim革新氮化镓功率芯片
2024-10-18

46
意法半导体发布第四代SiC技术，助力电动汽车电驱
2024-10-15

54

产品中心

服务支持

精选活动

关于我们

帮助中心

Z16C3010AEG

Z16C3010AEG 技术参数

Z16C3010AEG 数据手册

与Z16C3010AEG相关器件

与Z16C3010AEG相关文章

您还可以找

产品中心

服务支持

精选活动

关于我们

帮助中心

Z16C3010AEG

Z16C3010AEG 技术参数

Z16C3010AEG 数据手册

与Z16C3010AEG相关器件

与Z16C3010AEG相关文章

您还可以找

您在本页遇到什么问题？