5秒后页面跳转
XC3S200A-4FTG256I PDF预览

XC3S200A-4FTG256I

更新时间: 2024-09-19 15:58:15
品牌 Logo 应用领域
赛灵思 - XILINX 时钟可编程逻辑
页数 文件大小 规格书
132页 3936K
描述
Field Programmable Gate Array, 448 CLBs, 200000 Gates, 250MHz, 4032-Cell, CMOS, PBGA256, LEAD FREE, FPTBGA-256

XC3S200A-4FTG256I 技术参数

是否无铅:不含铅是否Rohs认证:符合
生命周期:Active零件包装代码:BGA
包装说明:LBGA, BGA256,16X16,40针数:256
Reach Compliance Code:compliantECCN代码:EAR99
HTS代码:8542.39.00.01Factory Lead Time:12 weeks
风险等级:0.69Is Samacsys:N
最大时钟频率:667 MHzCLB-Max的组合延迟:0.71 ns
JESD-30 代码:S-PBGA-B256JESD-609代码:e1
长度:17 mm湿度敏感等级:3
可配置逻辑块数量:448等效关口数量:200000
输入次数:195逻辑单元数量:4032
输出次数:160端子数量:256
最高工作温度:100 °C最低工作温度:-40 °C
组织:448 CLBS, 200000 GATES封装主体材料:PLASTIC/EPOXY
封装代码:LBGA封装等效代码:BGA256,16X16,40
封装形状:SQUARE封装形式:GRID ARRAY, LOW PROFILE
峰值回流温度(摄氏度):260电源:1.2,2.5/3.3 V
可编程逻辑类型:FIELD PROGRAMMABLE GATE ARRAY认证状态:Not Qualified
座面最大高度:1.55 mm子类别:Field Programmable Gate Arrays
最大供电电压:1.26 V最小供电电压:1.14 V
标称供电电压:1.2 V表面贴装:YES
技术:CMOS温度等级:INDUSTRIAL
端子面层:Tin/Silver/Copper (Sn95.5Ag4.0Cu0.5)端子形式:BALL
端子节距:1 mm端子位置:BOTTOM
处于峰值回流温度下的最长时间:30宽度:17 mm
Base Number Matches:1

XC3S200A-4FTG256I 数据手册

 浏览型号XC3S200A-4FTG256I的Datasheet PDF文件第2页浏览型号XC3S200A-4FTG256I的Datasheet PDF文件第3页浏览型号XC3S200A-4FTG256I的Datasheet PDF文件第4页浏览型号XC3S200A-4FTG256I的Datasheet PDF文件第5页浏览型号XC3S200A-4FTG256I的Datasheet PDF文件第6页浏览型号XC3S200A-4FTG256I的Datasheet PDF文件第7页 
0
Spartan-3A FPGA Family:  
Data Sheet  
0
0
DS529 August 19, 2010  
Product Specification  
Module 1:  
Introduction and Ordering Information  
Module 3:  
DC and Switching Characteristics  
DS529-1 (v2.0) August 19, 2010  
DS529-3 (v2.0) August 19, 2010  
Introduction  
Features  
DC Electrical Characteristics  
Absolute Maximum Ratings  
Supply Voltage Specifications  
Recommended Operating Conditions  
Architectural and Configuration Overview  
General I/O Capabilities  
Production Status  
Supported Packages and Package Marking  
Ordering Information  
Switching Characteristics  
I/O Timing  
Configurable Logic Block (CLB) Timing  
Multiplier Timing  
Block RAM Timing  
Module 2:  
Digital Clock Manager (DCM) Timing  
Suspend Mode Timing  
Device DNA Timing  
Spartan-3A FPGA Family: Functional  
Description  
Configuration and JTAG Timing  
DS529-2 (v2.0) August 19, 2010  
The functionality of the Spartan®-3A FPGA family is  
described in the following documents.  
Module 4:  
Pinout Descriptions  
UG331: Spartan-3 Generation FPGA User Guide  
DS529-4 (v2.0) August 19, 2010  
Clocking Resources  
Digital Clock Managers (DCMs)  
Block RAM  
Pin Descriptions  
Package Overview  
Pinout Tables  
Configurable Logic Blocks (CLBs)  
-
-
-
Distributed RAM  
SRL16 Shift Registers  
Carry and Arithmetic Logic  
Footprint Diagrams  
For more information on the Spartan-3A FPGA family, go to  
www.xilinx.com/spartan3a  
I/O Resources  
Embedded Multiplier Blocks  
Programmable Interconnect  
ISE® Design Tools and IP Cores  
Embedded Processing and Control Solutions  
Pin Types and Package Overview  
Package Drawings  
Spartan-3A FPGA  
XC3S50A  
Status  
Production  
Production  
Production  
Production  
Production  
Powering FPGAs  
Power Management  
XC3S200A  
UG332: Spartan-3 Generation Configuration User Guide  
XC3S400A  
Configuration Overview  
Configuration Pins and Behavior  
Bitstream Sizes  
XC3S700A  
XC3S1400A  
Detailed Descriptions by Mode  
-
-
-
-
-
-
Master Serial Mode using Platform Flash PROM  
Master SPI Mode using Commodity Serial Flash  
Master BPI Mode using Commodity Parallel Flash  
Slave Parallel (SelectMAP) using a Processor  
Slave Serial using a Processor  
JTAG Mode  
ISE iMPACT Programming Examples  
MultiBoot Reconfiguration  
Design Authentication using Device DNA  
UG334: Spartan-3A/3AN FPGA Starter Kit User Guide  
© Copyright 2006–2010 Xilinx, Inc. XILINX, the Xilinx logo, Virtex, Spartan, ISE, and other designated brands included herein are trademarks of Xilinx in the United States and  
other countries. PCI is a registered trademark of the PCI-SIG. All other trademarks are the property of their respective owners.  
DS529 August 19, 2010  
www.xilinx.com  
1
Product Specification  

XC3S200A-4FTG256I 替代型号

型号 品牌 替代类型 描述 数据表
XC3S200A-4FTG256C XILINX

完全替代

Field Programmable Gate Array, 448 CLBs, 200000 Gates, 250MHz, 4032-Cell, CMOS, PBGA256, L

与XC3S200A-4FTG256I相关器件

型号 品牌 获取价格 描述 数据表
XC3S200A-4VQG100C XILINX

获取价格

Field Programmable Gate Array, 448 CLBs, 200000 Gates, 667MHz, 4032-Cell, CMOS, PQFP100, 1
XC3S200A-4VQG100I XILINX

获取价格

Field Programmable Gate Array, 448 CLBs, 200000 Gates, 667MHz, 4032-Cell, CMOS, PQFP100, 1
XC3S200A-5FTG256C XILINX

获取价格

Field Programmable Gate Array, 448 CLBs, 200000 Gates, 280MHz, 4032-Cell, CMOS, PBGA256, L
XC3S200AN-4FG400I XILINX

获取价格

Field Programmable Gate Array, 448 CLBs, 200000 Gates, 667MHz, CMOS, PBGA400, FBGA-400
XC3S200AN-4FG484I XILINX

获取价格

Field Programmable Gate Array, 448 CLBs, 200000 Gates, 667MHz, CMOS, PBGA484, FBGA-484
XC3S200AN-4FGG400I XILINX

获取价格

Field Programmable Gate Array, 448 CLBs, 200000 Gates, 667MHz, CMOS, PBGA400, ROHS COMPLIA
XC3S200AN-4FGG484C XILINX

获取价格

Field Programmable Gate Array, 448 CLBs, 200000 Gates, 667MHz, CMOS, PBGA484, ROHS COMPLIA
XC3S200AN-4FTG256C XILINX

获取价格

Field Programmable Gate Array, 448 CLBs, 200000 Gates, 280MHz, 4032-Cell, CMOS, PBGA256, 1
XC3S200AN-4FTG256I XILINX

获取价格

Field Programmable Gate Array, 448 CLBs, 200000 Gates, 280MHz, 4032-Cell, CMOS, PBGA256, 1
XC3S200AN-4TQ144I XILINX

获取价格

Field Programmable Gate Array, 448 CLBs, 200000 Gates, 667MHz, CMOS, PQFP144, TQFP-144