5秒后页面跳转
XC3S200AN-4FTG256C PDF预览

XC3S200AN-4FTG256C

更新时间: 2024-09-19 15:58:15
品牌 Logo 应用领域
赛灵思 - XILINX 时钟可编程逻辑
页数 文件大小 规格书
123页 3574K
描述
Field Programmable Gate Array, 448 CLBs, 200000 Gates, 280MHz, 4032-Cell, CMOS, PBGA256, 17 X 17 MM, ROHS COMPLIANT, FTBGA-256

XC3S200AN-4FTG256C 技术参数

是否无铅: 不含铅是否Rohs认证: 符合
生命周期:Active零件包装代码:BGA
包装说明:LBGA, BGA256,16X16,40针数:256
Reach Compliance Code:compliantECCN代码:EAR99
HTS代码:8542.39.00.01Factory Lead Time:12 weeks
风险等级:0.69最大时钟频率:667 MHz
CLB-Max的组合延迟:0.71 nsJESD-30 代码:S-PBGA-B256
JESD-609代码:e1长度:17 mm
湿度敏感等级:3可配置逻辑块数量:448
等效关口数量:200000输入次数:195
逻辑单元数量:4032输出次数:160
端子数量:256最高工作温度:85 °C
最低工作温度:组织:448 CLBS, 200000 GATES
封装主体材料:PLASTIC/EPOXY封装代码:LBGA
封装等效代码:BGA256,16X16,40封装形状:SQUARE
封装形式:GRID ARRAY, LOW PROFILE峰值回流温度(摄氏度):260
电源:1.2,1.2/3.3,3.3 V可编程逻辑类型:FIELD PROGRAMMABLE GATE ARRAY
认证状态:Not Qualified座面最大高度:1.55 mm
子类别:Field Programmable Gate Arrays最大供电电压:1.26 V
最小供电电压:1.14 V标称供电电压:1.2 V
表面贴装:YES技术:CMOS
温度等级:OTHER端子面层:Tin/Silver/Copper (Sn95.5Ag4.0Cu0.5)
端子形式:BALL端子节距:1 mm
端子位置:BOTTOM处于峰值回流温度下的最长时间:30
宽度:17 mmBase Number Matches:1

XC3S200AN-4FTG256C 数据手册

 浏览型号XC3S200AN-4FTG256C的Datasheet PDF文件第2页浏览型号XC3S200AN-4FTG256C的Datasheet PDF文件第3页浏览型号XC3S200AN-4FTG256C的Datasheet PDF文件第4页浏览型号XC3S200AN-4FTG256C的Datasheet PDF文件第5页浏览型号XC3S200AN-4FTG256C的Datasheet PDF文件第6页浏览型号XC3S200AN-4FTG256C的Datasheet PDF文件第7页 
1
Spartan-3AN FPGA Family Data Sheet  
DS557 June 12, 2014  
Product Specification  
Module 1:  
Introduction and Ordering Information  
Module 3:  
DC and Switching Characteristics  
DS557 (v4.2) June 12, 2014  
DS557 (v4.2) June 12, 2014  
Introduction  
Features  
DC Electrical Characteristics  
Absolute Maximum Ratings  
Supply Voltage Specifications  
Recommended Operating Conditions  
Architectural Overview  
Configuration Overview  
In-system Flash Memory Overview  
General I/O Capabilities  
Supported Packages and Package Marking  
Ordering Information  
Switching Characteristics  
I/O Timing  
Configurable Logic Block (CLB) Timing  
Multiplier Timing  
Block RAM Timing  
Module 2:  
Functional Description  
DS557 (v4.2) June 12, 2014  
Digital Clock Manager (DCM) Timing  
Suspend Mode Timing  
Device DNA Timing  
Configuration and JTAG Timing  
The functionality of the Spartan®-3AN FPGA family is  
described in the following documents:  
Module 4:  
Pinout Descriptions  
UG331: Spartan-3 Generation FPGA User Guide  
Clocking Resources  
Digital Clock Managers (DCMs)  
Block RAM  
DS557 (v4.2) June 12, 2014  
Pin Descriptions  
Package Overview  
Pinout Tables  
Configurable Logic Blocks (CLBs)  
-
-
-
Distributed RAM  
SRL16 Shift Registers  
Carry and Arithmetic Logic  
Footprint Diagrams  
Table 1: Production Status of Spartan-3AN FPGAs  
I/O Resources  
Spartan-3AN FPGA  
XC3S50AN  
Status  
Embedded Multiplier Blocks  
Programmable Interconnect  
ISE® Design Tools and IP Cores  
Embedded Processing and Control Solutions  
Pin Types and Package Overview  
Package Drawings  
Production  
Production  
Production  
Production  
Production  
XC3S200AN  
XC3S400AN  
XC3S700AN  
Powering FPGAs  
Power Management  
XC3S1400AN  
UG332: Spartan-3 Generation Configuration User Guide  
Additional information on the Spartan-3AN family can be  
found at:  
http://www.xilinx.com/support/index.html/content/xilinx/en/s  
upportNav/silicon_devices/fpga/spartan-3an.html.  
Configuration Overview  
Configuration Pins and Behavior  
Bitstream Sizes  
Detailed Descriptions by Mode  
-
-
-
-
-
-
-
Self-contained In-System Flash mode  
Master Serial Mode using Platform Flash PROM  
Master SPI Mode using Commodity Serial Flash  
Master BPI Mode using Commodity Parallel Flash  
Slave Parallel (SelectMAP) using a Processor  
Slave Serial using a Processor  
JTAG Mode  
ISE iMPACT Programming Examples  
MultiBoot Reconfiguration  
Design Authentication using Device DNA  
UG333: Spartan-3AN In-System Flash User Guide  
UG334: Spartan-3AN Starter Kit User Guide  
© Copyright 2007–2014 Xilinx, Inc. Xilinx, the Xilinx logo, Artix, ISE, Kintex, Spartan, Virtex, Vivado, Zynq, and other designated brands included herein are trademarks of Xilinx  
in the United States and other countries. PCI and PCI-X are trademarks of PCI-SIG and used under license. All other trademarks are the property of their respective owners.  
DS557 June 12, 2014  
www.xilinx.com  
Product Specification  
1

XC3S200AN-4FTG256C 替代型号

型号 品牌 替代类型 描述 数据表
XC3S200A-4FTG256I XILINX

完全替代

Field Programmable Gate Array, 448 CLBs, 200000 Gates, 250MHz, 4032-Cell, CMOS, PBGA256, L

与XC3S200AN-4FTG256C相关器件

型号 品牌 获取价格 描述 数据表
XC3S200AN-4FTG256I XILINX

获取价格

Field Programmable Gate Array, 448 CLBs, 200000 Gates, 280MHz, 4032-Cell, CMOS, PBGA256, 1
XC3S200AN-4TQ144I XILINX

获取价格

Field Programmable Gate Array, 448 CLBs, 200000 Gates, 667MHz, CMOS, PQFP144, TQFP-144
XC3S200AN-5FG400C XILINX

获取价格

Field Programmable Gate Array, 448 CLBs, 200000 Gates, 770MHz, CMOS, PBGA400, FBGA-400
XC3S200AN-5FG676C XILINX

获取价格

Field Programmable Gate Array, 448 CLBs, 200000 Gates, 770MHz, CMOS, PBGA676, FBGA-676
XC3S200AN-5TQ144C XILINX

获取价格

Field Programmable Gate Array, 448 CLBs, 200000 Gates, 770MHz, CMOS, PQFP144, TQFP-144
XC3S250E XILINX

获取价格

Spartan-3E FPGA Family
XC3S250E-4CP132C XILINX

获取价格

Spartan-3E FPGA Family
XC3S250E-4CP132CS1 XILINX

获取价格

暂无描述
XC3S250E-4CP132I XILINX

获取价格

Spartan-3E FPGA Family
XC3S250E-4CP132IS1 XILINX

获取价格

Field Programmable Gate Array, 572MHz, 5508-Cell, CMOS, PBGA132,