Datasheet > W25P022A-6

W25P022A-6

更新时间： 2024-11-14 22:14:55

品牌	Logo	应用领域
华邦 - WINBOND		/
页数	文件大小	规格书
17页	310K
描述
64K X 32 BURST PIPELINED HIGH-SPEED CMOS STATIC RAM

阅读下载

中文翻译

获取价格

数据手册

如果您发现信息不准确，欢迎纠错

W25P022A-6 数据手册

W25P022A

64K ´ 32 BURST PIPELINED HIGH-SPEED

CMOS STATIC RAM

GENERAL DESCRIPTION

The W25P022A is a high-speed, low-power, synchronous-burst pipelined CMOS static RAM

organized as 65,536 ´ 32 bits that operates on a single 3.3-volt power supply. A built-in two-bit burst

address counter supports both Pentiumä burst mode and linear burst mode. The mode to be

executed is controlled by the LBO pin. Pipelining or non-pipelining of the data outputs is controlled by

the FT pin. A snooze mode reduces power dissipation.

The W25P022A supports both 2T/2T mode and 2T/1T mode, which can be selected by pin 42. The

default mode is 2T/1T, with pin 42 low. To switch to 2T/2T mode, bias pin 42 to VDDQ. The state of

pin 42 should not be changed after power up. The 2T/2T mode will sustain one cycle of valid data

output in a burst read cycle when the device is deselected by CE2/CE3 . This mode supports 3-1-1-1-

1-1-1-1 in a two-bank, back-to-back burst read cycle. On the other hand, the 2T/1T mode disables

data output within one cycle in a burst read cycle when the device is deselected by CE2/CE3 . In this

mode, the device supports only 3-1-1-1-2-1-1-1 in a two-bank, back-to-back burst read cycle.

FEATURES

· Synchronous operation

· High-speed access time: 6/7 nS (max.)

· Single +3.3V power supply

· Individual byte write capability

· 3.3V LVTTL compatible I/O

· Clock-controlled and registered input

· Asynchronous output enable

· Pipelined/non-pipelined data output capability

· Supports snooze mode (low-power state)

· Internal burst counter supports Intel burst mode

& linear burst mode

· Supports both 2T/2T & 2T/1T mode

· Packaged in 100-pin QFP or TQFP

BLOCK DIAGRAM

INPUT

A(15:0)

64K X 32

CORE

ARRAY

CLK

CE(3:1)

BWE

CONTROL

LOGIC

BW(4:1)

DATA I/O

I/O(32:1)

REGISTE

ADSC

ADSP

ADV

LBO

Publication Release Date: September 1996

- 1 -

Revision A1

12 3 4 5 6 7...17

中文翻译

下载PDF

与W25P022A-6相关器件

型号	品牌	获取价格	描述	数据表
W25P022A-7	WINBOND	获取价格	64K X 32 BURST PIPELINED HIGH-SPEED CMOS STATIC RAM
W25P022AD-6	WINBOND	获取价格	64K X 32 BURST PIPELINED HIGH-SPEED CMOS STATIC RAM
W25P022AD-7	WINBOND	获取价格	64K X 32 BURST PIPELINED HIGH-SPEED CMOS STATIC RAM
W25P022AF-6	WINBOND	获取价格	64K X 32 BURST PIPELINED HIGH-SPEED CMOS STATIC RAM
W25P022AF-7	WINBOND	获取价格	64K X 32 BURST PIPELINED HIGH-SPEED CMOS STATIC RAM
W25P025AD-6	WINBOND	获取价格	Standard SRAM, 64KX32, 6ns, CMOS, PQFP100, MO-136, TQFP-100
W25P025AD-6F	WINBOND	获取价格	Standard SRAM, 64KX32, 6ns, CMOS, PQFP100, MO-136, TQFP-100
W25P025AD-7F	WINBOND	获取价格	Standard SRAM, 64KX32, 7ns, CMOS, PQFP100, MO-136, TQFP-100
W25P025AF-6F	WINBOND	获取价格	Standard SRAM, 64KX32, 6ns, CMOS, PQFP100, MO-108, QFP-100
W25P025AF-7	WINBOND	获取价格	Standard SRAM, 64KX32, 7ns, CMOS, PQFP100, MO-108, QFP-100