ꢀꢁ ꢂꢃ ꢄꢅꢆ ꢇ ꢈꢈ ꢉꢊ ꢋ ꢌ
ꢍ ꢎꢍ ꢊꢅ ꢏ ꢐ ꢊꢑꢒ ꢆ ꢓꢔꢔ ꢕꢋꢀꢀ ꢓꢑꢄ ꢋ ꢀꢖ ꢓꢁ ꢌ ꢗ ꢕꢆ
ꢘꢙ ꢄꢆꢒ ꢔ ꢕꢗ ꢌꢊ ꢓꢔꢔ ꢕꢋ ꢀꢀꢓ ꢑꢄ ꢋ ꢒꢋ ꢋꢋ ꢀꢆ ꢔ ꢏꢏ ꢃ ꢈ ꢎꢏ ꢚꢛ ꢆꢓꢜ ꢝ ꢆ ꢓ ꢌ ꢆ ꢕꢓꢁꢀ ꢖꢋ ꢒꢅ ꢋ ꢕ
SCBS764 − SEPTEMBER 2003
D
D
D
D
D
Controlled Baseline
− One Assembly/Test Site, One Fabrication
Site
D
D
D
Simple Addressing (Shadow) Protocol Is
Received/Acknowledged on Primary TAP
10-Bit Address Space Provides for up to
1021 User-Specified Board Addresses
Enhanced Diminishing Manufacturing
Sources (DMS) Support
Bypass (BYP) Pin Forces
Primary-to-Secondary Connection Without
Use of Shadow Protocols
Enhanced Product-Change Notification
†
Qualification Pedigree
D
D
Connect (CON) Pin Provides Indication of
Primary-to-Secondary Connection
Member of the Texas Instruments (TI)
Broad Family of Testability Products
Supporting IEEE Std 1149.1-1990 (JTAG)
Test Access Port (TAP) and Boundary-Scan
Architecture
High-Drive Outputs (−32-mA I , 64-mA I
)
OL
OH
Support Backplane Interface at Primary and
High Fanout at Secondary
D
D
Latch-Up Performance Exceeds 100 mA Per
JESD 78, Class II
D
D
D
Extends Scan Access From Board Level to
Higher Levels of System Integration
ESD Protection Exceeds JESD 22
− 2000-V Human-Body Model (A114-A)
− 200-V Machine Model (A115-A)
Promotes Reuse of Lower-Level
(Chip/Board) Tests in System Environment
While Powered at 3.3 V, Both the Primary
and Secondary TAPs Are Fully 5-V Tolerant
for Interfacing to 5-V and/or 3.3-V Masters
and Targets
− 1000-V Charged-Device Model (C101)
PW PACKAGE
(TOP VIEW)
D
D
D
Switch-Based Architecture Allows Direct
Connect of Primary TAP to Secondary TAP
A4
A3
A2
A1
A0
A5
A6
A7
A8
A9
V
CON
STDI
STCK
STMS
STDO
STRST
1
24
23
22
21
20
19
18
17
16
15
14
13
Primary TAP Is Multidrop for Minimal Use of
Backplane Wiring Channels
2
3
4
Shadow Protocols Can Occur in Any of
Test-Logic-Reset, Run-Test/Idle, Pause-DR,
and Pause-IR TAP States to Provide for
Board-to-Board Test and Built-In Self-Test
5
BYP
GND
PTDO
PTCK
PTMS
PTDI
PTRST
6
CC
7
†
8
Component qualification in accordance with JEDEC and industry
standards to ensure reliable operation over an extended
temperature range. This includes, but is not limited to, Highly
Accelerated Stress Test (HAST) or biased 85/85, temperature
cycle, autoclave or unbiased HAST, electromigration, bond
intermetallic life, and mold compound life. Such qualification
testing should not be viewed as justifying use of this component
beyond specified performance and environmental limits.
9
10
11
12
description/ordering information
The SN74LVT8996 10-bit addressable scan port (ASP) is a member of the Texas Instruments SCOPE testability
integrated-circuit family. This family of devices supports IEEE Std 1149.1-1990 boundary scan to facilitate testing
of complex circuit assemblies. Unlike most SCOPE devices, the ASP is not a boundary-scannable device, rather,
it applies TI’s addressable-shadow-port technology to the IEEE Std 1149.1-1990 (JTAG) test access port (TAP) to
extend scan access beyond the board level.
This device is functionally equivalent to the ’ABT8996 ASPs. Additionally, it is designed specifically for low-voltage
(3.3-V) V
operation, but with the capability to interface to 5-V masters and/or targets.
CC
Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of
Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.
SCOPE is a trademark of Texas Instruments.
ꢌ
ꢌ
ꢕ
ꢗ
ꢭ
ꢔ
ꢨ
ꢙ
ꢖ
ꢦ
ꢆ
ꢧ
ꢒ
ꢡ
ꢗ
ꢟ
ꢁ
ꢠ
ꢔ
ꢓ
ꢆ
ꢓ
ꢞ
ꢟ
ꢩ
ꢠ
ꢡ
ꢧ
ꢢ
ꢣ
ꢤ
ꢤ
ꢥ
ꢥ
ꢞ
ꢞ
ꢡ
ꢡ
ꢟ
ꢟ
ꢞ
ꢦ
ꢦ
ꢪ
ꢧ
ꢨ
ꢥ
ꢢ
ꢮ
ꢢ
ꢩ
ꢩ
ꢟ
ꢥ
ꢤ
ꢣ
ꢦ
ꢦ
ꢡ
ꢠ
ꢪ
ꢆꢩ
ꢨ
ꢫ
ꢦ
ꢬ
ꢞ
ꢧ
ꢤ
ꢦ
ꢥ
ꢞ
ꢥ
ꢡ
ꢢ
ꢟ
ꢨ
ꢭ
ꢤ
ꢟ
ꢥ
ꢥ
ꢩ
ꢦ
ꢎ
Copyright 2003, Texas Instruments Incorporated
ꢢ
ꢡ
ꢧ
ꢥ
ꢡ
ꢢ
ꢣ
ꢥ
ꢡ
ꢦ
ꢪ
ꢞ
ꢠ
ꢞ
ꢧ
ꢩ
ꢢ
ꢥ
ꢩ
ꢢ
ꢡ
ꢠ
ꢯ
ꢤ
ꢒ
ꢟ
ꢣ
ꢩ
ꢦ
ꢥ
ꢤ
ꢟ
ꢭ
ꢤ
ꢢ
ꢭ
ꢰ
ꢤ
ꢥꢩ ꢦ ꢥꢞ ꢟꢲ ꢡꢠ ꢤ ꢬꢬ ꢪꢤ ꢢ ꢤ ꢣ ꢩ ꢥ ꢩ ꢢ ꢦ ꢎ
ꢢ
ꢢ
ꢤ
ꢟ
ꢥ
ꢱ
ꢎ
ꢌ
ꢢ
ꢡ
ꢭ
ꢨ
ꢧ
ꢥ
ꢞ
ꢡ
ꢟ
ꢪ
ꢢ
ꢡ
ꢧ
ꢩ
ꢦ
ꢦ
ꢞ
ꢟ
ꢲ
ꢭ
ꢡ
ꢩ
ꢦ
ꢟ
ꢡ
ꢥ
ꢟ
ꢩ
ꢧ
ꢩ
ꢦ
ꢦ
ꢤ
ꢢ
ꢞ
ꢬ
ꢱ
ꢞ
ꢟ
ꢧ
ꢬ
ꢨ
ꢭ
ꢩ
1
POST OFFICE BOX 655303 • DALLAS, TEXAS 75265