ꢀ ꢁꢂ ꢃꢄ ꢅꢆ ꢇꢈ ꢁ
ꢉꢊ ꢋꢌ ꢍ ꢊꢀꢁ ꢊꢀꢎ ꢀꢏ ꢍ ꢇꢁꢐꢋ ꢂꢈ ꢂꢑ ꢒꢓꢐꢔꢍ ꢒꢍ ꢊꢂ ꢕꢊꢓ ꢖ ꢉꢓꢗ ꢉꢓ ꢓꢍ ꢒꢀꢔ ꢍ ꢌꢌ ꢈꢔ
SGLS224A − JANUARY 2004 − REVISED APRIL 2006
D
Controlled Baseline
− One Assembly/Test Site, One Fabrication
Site
D
D
D
D
D
D
Low Supply (1 mA) and Shutdown (1 nA)
Current
Power Good Output
D
D
D
D
D
Extended Temperature Performance of
−55°C to 125°C
Enhanced Diminishing Manufacturing
Sources (DMS) Support
High-Speed Error Amplifiers
Sequencing Easily Achieved by Selecting
Softstart Capacitor Values.
5-V Linear Regulator Power Internal IC
Circuitry
Enhanced Product-Change Notification
†
Qualification Pedigree
30-Pin TSSOP Packaging
Independent Dual-Outputs Operate 180°
Out of Phase
DBT PACKAGE
(TOP VIEW)
D
D
D
Wide Input Voltage Range: 4.5-V − 28-V
1
30
29
28
27
26
25
24
23
22
21
20
19
18
17
16
INV1
FB1
SOFTSTART1
PWM/SKIP
CT
LH1
OUT1_u
LL1
OUT1_d
OUTGND1
TRIP1
Adjustable Output Voltage Down to 0.9 V
2
Pin-Selectable PWM/SKIP Mode for High
Efficiency Under Light Loads
3
4
D
D
D
Synchronous Buck Operation Allows up to
95% Efficiency
5
6
5V_STBY
GND
7
V
Separate Standby Control and Overcurrent
Protection for Each Channel
CC
8
REF
STBY1
STBY2
TRIP2
9
VREF5
REG5V_IN
OUTGND2
OUT2_d
LL2
Programmable Short-Circuit Protection
10
11
12
13
14
15
†
Component qualification in accordance with JEDEC and industry
standards to ensure reliable operation over an extended
temperature range. This includes, but is not limited to, Highly
Accelerated Stress Test (HAST) or biased 85/85, temperature
cycle, autoclave or unbiased HAST, electromigration, bond
intermetallic life, and mold compound life. Such qualification
testing should not be viewed as justifying use of this component
beyond specified performance and environmental limits.
FLT
POWERGOOD
SOFTSTART2
FB2
OUT2_u
LH2
INV2
description
The TPS5120 is a dual channel, high-efficiency synchronous buck controller where the outputs run 180 degrees
out of phase, which lowers the input current ripple, thereby reducing the input capacitance cost. The PWM/SKIP
pin allows the operating mode to switch from PWM mode to skip mode under light load conditions. The skip
mode enables a lower operating frequency and shortens the pulse width to the low-side MOSFET, increasing
the efficiency under light load conditions. These two modes, along with synchronous-rectifier drivers, dead time,
and very low quiescent current, allow power to be conserved and the battery life to be extended under all load
conditions. The 1.5 A (typical) high-side and low-side MOSFET drivers on-chip are designed to drive less
expensive N-channel MOSFETs. The resistorless current protection and fixed high-side driver voltage simplify
the power supply design and reduce the external parts count. Each channel is independent, offering a separate
controller, overcurrent protection, and standby control. Sequencing is flexible and can be tailored by choosing
different softstart capacitor values. Other features, such as undervoltage lockout, power good, overvoltage,
undervoltage, and programmable short-circuit protection promote system reliability.
Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of
Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.
ꢁ
ꢁ
ꢔ
ꢍ
ꢨ
ꢉ
ꢣ
ꢊ
ꢓ
ꢡ
ꢀ
ꢢ
ꢘ
ꢜ
ꢍ
ꢚ
ꢒ
ꢛ
ꢉ
ꢋ
ꢀ
ꢋ
ꢙ
ꢚ
ꢤ
ꢛ
ꢜ
ꢢ
ꢝ
ꢞ
ꢟ
ꢟ
ꢠ
ꢠ
ꢙ
ꢙ
ꢜ
ꢜ
ꢚ
ꢚ
ꢙ
ꢡ
ꢡ
ꢥ
ꢢ
ꢣ
ꢝ
ꢝ
ꢤ
ꢤ
ꢚ
ꢠ
ꢟ
ꢞ
ꢡ
ꢡ
ꢜ
ꢛ
ꢥ
ꢀꢤ
ꢣ
ꢦ
ꢡ
ꢧ
ꢙ
ꢢ
ꢟ
ꢡ
ꢠ
ꢙ
ꢠ
ꢜ
ꢝ
ꢚ
ꢣ
ꢨ
ꢟ
ꢚ
ꢠ
ꢠ
ꢤ
ꢡ
ꢩ
Copyright 2006 Texas Instruments Incorporated
ꢝ
ꢜ
ꢢ
ꢠ
ꢜ
ꢝ
ꢞ
ꢠ
ꢜ
ꢡ
ꢥ
ꢙ
ꢛ
ꢙ
ꢢ
ꢤ
ꢝ
ꢠ
ꢪ
ꢠ
ꢤ
ꢝ
ꢜ
ꢛ
ꢫ
ꢟ
ꢘ
ꢚ
ꢞ
ꢤ
ꢡ
ꢠ
ꢟ
ꢚ
ꢨ
ꢟ
ꢝ
ꢨ
ꢬ
ꢟ
ꢠ ꢤ ꢡ ꢠꢙ ꢚꢮ ꢜꢛ ꢟ ꢧꢧ ꢥꢟ ꢝ ꢟ ꢞ ꢤ ꢠ ꢤ ꢝ ꢡ ꢩ
ꢝ
ꢝ
ꢟ
ꢚ
ꢠ
ꢭ
ꢩ
ꢁ
ꢝ
ꢜ
ꢨ
ꢣ
ꢢ
ꢠ
ꢙ
ꢜ
ꢚ
ꢥ
ꢝ
ꢜ
ꢢ
ꢤ
ꢡ
ꢡ
ꢙ
ꢚ
ꢮ
ꢨ
ꢜ
ꢤ
ꢡ
ꢚ
ꢜ
ꢠ
ꢚ
ꢤ
ꢢ
ꢤ
ꢡ
ꢡ
ꢟ
ꢝ
ꢙ
ꢧ
ꢭ
ꢙ
ꢚ
ꢢ
ꢧ
ꢣ
ꢨ
ꢤ
1
POST OFFICE BOX 655303 • DALLAS, TEXAS 75265