5秒后页面跳转
捷配首页

Datasheet > 存储 > SRAM> UPD4481362GF-A50
UPD4481362GF-A50 PDF预览

UPD4481362GF-A50

更新时间： 2024-11-17 22:11:51
品牌 Logo 应用领域
日电电子 - NEC 存储内存集成电路静态存储器
页数 文件大小 规格书
28页 400K
描述
8M-BIT ZEROSB SRAM PIPELINED OPERATION

阅读下载

中文翻译

获取价格

UPD4481362GF-A50 技术参数

是否Rohs认证：不符合生命周期：Obsolete
包装说明：14 X 20 MM, PLASTIC, LQFP-100Reach Compliance Code：compliant
风险等级：5.88Is Samacsys：N
最长访问时间：3.2 ns其他特性：PIPELINED ARCHITECTURE
JESD-30 代码：R-PQFP-G100JESD-609代码：e0
长度：20 mm内存密度：9437184 bit
内存集成电路类型：ZBT SRAM内存宽度：36
功能数量：1端子数量：100
字数：262144 words字数代码：256000
工作模式：SYNCHRONOUS最高工作温度：70 °C
最低工作温度：组织：256KX36
封装主体材料：PLASTIC/EPOXY封装代码：LQFP
封装形状：RECTANGULAR封装形式：FLATPACK, LOW PROFILE
并行/串行：PARALLEL峰值回流温度（摄氏度）：NOT SPECIFIED
认证状态：Not Qualified座面最大高度：1.7 mm
最大供电电压 (Vsup)：3.465 V最小供电电压 (Vsup)：3.135 V
标称供电电压 (Vsup)：3.3 V表面贴装：YES
技术：CMOS温度等级：COMMERCIAL
端子面层：TIN LEAD端子形式：GULL WING
端子节距：0.65 mm端子位置：QUAD
处于峰值回流温度下的最长时间：NOT SPECIFIED宽度：14 mm
Base Number Matches：1

UPD4481362GF-A50 数据手册

 浏览型号UPD4481362GF-A50的Datasheet PDF文件第2页浏览型号UPD4481362GF-A50的Datasheet PDF文件第3页浏览型号UPD4481362GF-A50的Datasheet PDF文件第4页浏览型号UPD4481362GF-A50的Datasheet PDF文件第5页浏览型号UPD4481362GF-A50的Datasheet PDF文件第6页浏览型号UPD4481362GF-A50的Datasheet PDF文件第7页 
DATA SHEET  
MOS INTEGRATED CIRCUIT  
µ
PD4481162, 4481182, 4481322, 4481362  
8M-BIT ZEROSBTM SRAM  
PIPELINED OPERATION  
Description  
The µPD4481162 is a 524,288-word by 16-bit, the µPD4481182 is a 524,288-word by 18-bit, the µPD4481322 is a  
262,144-word by 32-bit and the µPD4481362 is a 262,144-word by 36-bit ZEROSB static RAM fabricated with  
advanced CMOS technology using full CMOS six-transistor memory cell.  
The µPD4481162, µPD4481182, µPD4481322 and µPD4481362 are optimized to eliminate dead cycles for read to  
write, or write to read transitions. These ZEROSB static RAMs integrate unique synchronous peripheral circuitry, 2-bit  
burst counter and output buffer as well as SRAM core. All input registers are controlled by a positive edge of the  
single clock input (CLK).  
The µPD4481162, µPD4481182, µPD4481322 and µPD4481362 are suitable for applications which require  
synchronous operation, high speed, low voltage, high density and wide bit configuration, such as buffer memory.  
ZZ has to be set LOW at the normal operation. When ZZ is set HIGH, the SRAM enters Power Down State (“Sleep”).  
In the “Sleep” state, the SRAM internal state is preserved. When ZZ is set LOW again, the SRAM resumes normal  
operation.  
The µPD4481162, µPD4481182, µPD4481322 and µPD4481362 are packaged in 100-pin PLASTIC LQFP with a 1.4  
mm package thickness for high density and low capacitive loading.  
Features  
• Low voltage core supply : VDD = 3.3 ± 0.165 V (-A44, -A50, -A60, -A75, -A44Y, -A50Y, -A60Y, -A75Y)  
VDD = 2.5 ± 0.125 V (-C60, -C75, -C60Y, -C75Y)  
• Synchronous operation  
• Operating temperature : TA = 0 to 70 °C (-A44, -A50, -A60, -A75, -C60, -C75)  
TA = −40 to +85 °C (-A44Y, -A50Y, -A60Y, -A75Y, -C60Y, -C75Y)  
• 100 percent bus utilization  
• Internally self-timed write control  
• Burst read / write : Interleaved burst and linear burst sequence  
• Fully registered inputs and outputs for pipelined operation  
• All registers triggered off positive clock edge  
• 3.3V or 2.5V LVTTL Compatible : All inputs and outputs  
• Fast clock access time : 2.8 ns (225 MHz), 3.2 ns (200 MHz), 3.5 ns (167 MHz) , 4.2 ns (133 MHz)  
• Asynchronous output enable : /G  
• Burst sequence selectable : MODE  
• Sleep mode : ZZ (ZZ = Open or Low : Normal operation)  
• Separate byte write enable : /BW1 to /BW4 (µPD4481322 and µPD4481362)  
/BW1 and /BW2 (µPD4481162 and µPD4481182)  
• Three chip enables for easy depth expansion  
• Common I/O using three state outputs  
The information in this document is subject to change without notice. Before using this document, please  
confirm that this is the latest version.  
Not all products and/or types are available in every country. Please check with an NEC Electronics  
sales representative for availability and additional information.  
Document No. M15562EJ3V0DS00 (3rd edition)  
Date Published December 2002 NS CP(K)  
Printed in Japan  
The mark  shows major revised points.  
2001  
1234567...28

中文翻译

下载PDF

与UPD4481362GF-A50相关器件

型号 品牌 获取价格 描述 数据表
UPD4481362GF-A50-A NEC

获取价格

 		ZBT SRAM, 256KX36, 3.2ns, CMOS, PQFP100, 14 X 20 MM, PLASTIC, LQFP-100
UPD4481362GF-A50Y NEC

获取价格

 		ZBT SRAM, 256KX36, 3.2ns, CMOS, PQFP100, 14 X 20 MM, PLASTIC, LQFP-100
UPD4481362GF-A50Y-A NEC

获取价格

 		ZBT SRAM, 256KX36, 3.2ns, CMOS, PQFP100, 14 X 20 MM, PLASTIC, LQFP-100
UPD4481362GF-A60 NEC

获取价格

 		8M-BIT ZEROSB SRAM PIPELINED OPERATION
UPD4481362GF-A60-A RENESAS

获取价格

 		IC,SYNC SRAM,256KX36,CMOS,QFP,100PIN,PLASTIC
UPD4481362GF-A75 NEC

获取价格

 		8M-BIT ZEROSB SRAM PIPELINED OPERATION
UPD4481362GF-A75Y NEC

获取价格

 		ZBT SRAM, 256KX36, 4.2ns, CMOS, PQFP100, 14 X 20 MM, PLASTIC, LQFP-100
UPD4481362GF-C50 NEC

获取价格

 		ZBT SRAM, 256KX36, 3.2ns, CMOS, PQFP100, 14 X 20 MM, 1.40 MM HEIGHT, PLASTIC, LQFP-100
UPD4481362GF-C50-A NEC

获取价格

 		256KX36 ZBT SRAM, 3.2ns, PQFP100, 14 X 20 MM, 1.40 MM HEIGHT, PLASTIC, LQFP-100
UPD4481362GF-C60 NEC

获取价格

 		8M-BIT ZEROSB SRAM PIPELINED OPERATION

与UPD4481362GF-A50相关文章

您还可以找


热门产品
PCB打样/小批量
铝基板
BOM智能配单
PCBA制造
钣金
精密CNC
模具注塑
薄膜开关
精选活动
PCBA打样特惠
四六层板品质升级
铝基板品质升级
一体化电子制造
DFM下载
服务支持
企业认证
产品展示
工厂展示
工艺能力
积分商城
关于捷配
捷配简介
企业文化
公司动态
人才招聘
联系我们
帮助中心
下单流程
付款流程
开票流程
常见问题
全球PCB制造服务专线 400-613-0088

工作时间：9:00-21:00

CEO邮箱：ceo@jiepei.com

投诉邮箱：tousu@jiepei.com

捷配网-微信公众号 微信公众号
捷配网-微信公众号 抖音公众号
资质认证：
合作快递：
支付方式：
Copyright © 2024 Jiepei.com Inc. All Rights Reserved. 版权所有:杭州捷配信息科技有限公司 浙公网安备 33010502006866号 浙ICP备10014259号-119 营业执照ICP证