™
Tsi574
®
4/8 Port Serial RapidIO Switch Feature Sheet
Features
The Tsi574 Advantage
TM
The Tundra Semiconductor Corporation (Tundra) Tsi574 is a third
• 40Gbits/s Full-Duplex Serial RapidIO Switch
generation RapidIO switch supporting 40 Gbits/s aggregate bandwidth.
The Tsi574 is part of a family of switches that enable customers to develop
systems with robust features and high performance at low cost.
•
Open Standard Compliant
- RapidIO Interconnect Specification
(Revision 1.3)
-
IEEE 1149.6 AC-JTAG
The Tsi574 provides designers and architects with maximum scalability to
design the device into a wide range of applications. Flexible port
configurations can be selected through multiple port width and frequency
options.
Configurable
•
•
•
Up to four 4x links
Up to eight 1x links
Each 4x link can be separated into two, 1x
links
Supports 1.25, 2.5 and 3.125 Gbaud rates
Hot Swap
- Live insertion and extraction of field
replaceable units
I2C Master/Slave
Multicast event control symbol
Lane swap
TM
Building on the industry leading Tsi564A 4/8 Port Serial RapidIO
Switch, the Tsi574 contains all the benefits of its predecessor plus
enhances the fabric switching capabilities through the addition of
multicast, traffic management through scheduling algorithms,
programmable buffer depth, and fabric performance monitoring to
supervise and manage traffic flow.
•
•
•
•
•
Embedded applications further benefit from the ability to route packets to
multiple endpoints through hierarchical lookup tables, independent unicast
and multicast routing mechanisms, and error management extensions that
provide proactive issue notification to the fabric controller. In addition, the
Tsi574 supports both in-band serial RapidIO access and out-of-band access
2
to the full fabric register set through the I C interface.
The Tsi574 enhances system scalability through
device configuration and provides architects and
designers with a solution for both throughput
intensive and power sensitive applications.
Figure 1: Tsi574 Block Diagram
Performance
Multicast
Engine
•
•
Low latency through packet cut-through
Full duplex, line rate termination,
non-blocking fabric
SP0
(4x or 1x)
SP2
(4x or 1x)
•
•
•
•
•
•
Prevention of head-of-line blocking
Error management extensions
Multicast
Performance monitoring and statistic registers
Programmable buffer management
Additional scheduling algorithms
SP1
(1x only)
SP3
(1x only)
Enhanced Internal
Switching Fabric
SP4
(4x or 1x)
SP6
(4x or 1x)
SP5
SP7
(1x only)
(1x only)
Low Power
•
•
•
•
Programmable SerDes
Configurable on port width and speed
Configurable port power down
Further power savings from Tsi564A
Registers
2
JTAG
I C
80B802B_BK001_01
Cost
Master and
Slave Devices
IEEE1149.6
Boundary Scan
•
•
Integrated SerDes
Small, 399 FCBGA, 21mm package
© 2006 Tundra Semiconductor Corporation. All Rights Reserved.
Document: 80B803B_FB001_01
- 1 -