5秒后页面跳转
捷配首页

Datasheet > TSI576-10GILY
TSI576-10GILY PDF预览

TSI576-10GILY

更新时间： 2024-09-21 08:32:55
品牌 Logo 应用领域
艾迪悌 - IDT 电信电信集成电路
页数 文件大小 规格书
2页 84K
描述
Telecom IC,

阅读下载

中文翻译

获取价格

TSI576-10GILY 技术参数

是否无铅： 含铅是否Rohs认证： 符合
生命周期：Obsolete零件包装代码：FCBGA
包装说明：FCBGA-399针数：399
Reach Compliance Code：not_compliantECCN代码：EAR99
HTS代码：8542.39.00.01风险等级：5.63
JESD-30 代码：S-PBGA-B399JESD-609代码：e1
长度：21 mm湿度敏感等级：3
功能数量：1端子数量：399
最高工作温度：85 °C最低工作温度：-40 °C
封装主体材料：PLASTIC/EPOXY封装代码：HBGA
封装形状：SQUARE封装形式：GRID ARRAY, HEAT SINK/SLUG
峰值回流温度（摄氏度）：260座面最大高度：2.55 mm
标称供电电压：1.2 V表面贴装：YES
电信集成电路类型：TELECOM CIRCUIT温度等级：INDUSTRIAL
端子面层：Tin/Silver/Copper (Sn/Ag/Cu)端子形式：BALL
端子节距：1 mm端子位置：BOTTOM
处于峰值回流温度下的最长时间：NOT SPECIFIED宽度：21 mm
Base Number Matches：1

TSI576-10GILY 数据手册

 浏览型号TSI576-10GILY的Datasheet PDF文件第2页 
Tsi576™  
12 Port Serial RapidIO Switch  
The Tundra Semiconductor Corporation (Tundra) Tsi576TM is part of Tundra’s  
third generation RapidIO switch family supporting 40 Gbits/s aggregate  
bandwidth. The Tsi576 enables customers to develop systems with robust  
features and high performance at low cost.  
Features  
Serial RapidIO Interfaces  
• 40 Gbits/s aggregate bandwidth  
• RapidIO Interconnect Specification (Revision  
1.3) compliant  
• Low latency with cut-through capability  
• Port flexibility fulfills multiple I/O bandwidth  
requirements:  
The Tsi576 provides designers and architects with maximum scalability to  
design the device into a wide range of applications. Flexible port  
configurations can be selected through multiple port width and frequency  
options. Each of the ports can be run at 1.25 Gbaud, 2.5 Gbaud or 3.125  
Gbaud.  
– Up to twelve 1x mode ports or  
two 4x mode plus eight 1x mode ports  
– Port frequency configuration to 1.25, 2.5,  
and 3.125 Gbits/s  
Building on Tundra’s industry leading RapidIO switch family, the Tsi576  
contains all the benefits of its predecessors plus enhances the fabric  
switching capabilities through the addition of multicast, traffic management  
through scheduling algorithms, programmable buffer depth, and fabric  
performance monitoring to supervise and manage traffic flow.  
– Support for mixed speed configurations  
– Multicast Event Control Symbol  
• Low Power  
– 200 mW per port power dissipation  
– Programmable SerDes  
– Configurable on port width and speed  
– Per port power down  
Block Diagram  
• High performance hardware multicast provides  
simultaneous packet replication on any  
number of ports  
Multicast  
Engine  
• Error management extensions  
– Proactive issue notification of endpoints  
connected to switch, supports port writes  
• Integrated high-speed, full-duplex SerDes with  
8b/10b encoding  
SP0  
(1x)  
SP2  
(1x)  
SP1  
(1x)  
SP3  
(1x)  
– Receiver equalization, transmit pre-  
emphasis, transmit voltage swing  
– IEEE 1149.6 and 1149.1 JTAG support  
– Lane swap to ease signal layout routing  
• Full duplex, line rate termination, non-blocking  
fabric  
SP4  
(1x)  
SP6  
(1x)  
Enhanced Internal  
Switching Fabric  
SP5  
(1x)  
SP7  
(1x)  
– First Come First Served, SP1 and SP2  
scheduling algorithms, supporting traffic  
shaping per ingress port based on board  
and system level traffic models  
– Performance monitoring on individual ports  
– Programmable buffer management to  
ensure dedicated bandwidth for high  
priority packets  
SP8  
SP10  
(4x or 1x)  
(4x or 1x)  
SP9  
(1x)  
SP11  
(1x)  
Registers  
– Provisions to eliminate low priority packet  
starvation  
2
JTAG  
I C  
– Low Latency through packet cut-through  
– Prevention of head-of-line blocking  
• Supports packet routing tables for 64,000  
endpoints  
80B804A_BK001_01  
Master and  
Slave Devices  
IEEE1149.6 Boundary Scan  
Embedded applications further benefit from the ability of the Tsi576 to route  
packets to multiple endpoints through hierarchical lookup tables,  
independent unicast and multicast routing mechanisms, and error  
management extensions that provide proactive issue notification to the  
fabric controller. In addition, the Tsi576 supports both in-band serial RapidIO  
access and out-of-band access to the full fabric register set through the I2C  
interface.  
Other Device Capabilities  
•
I2C Interface  
-
-
Master and Slave  
Configuration through register initialization  
•
•
Hot Swappable Ports  
Enables use in field replaceable blade  
applications  
12

中文翻译

下载PDF

与TSI576-10GILY相关器件

型号 品牌 获取价格 描述 数据表
TSI576-10GILYZ IDT

获取价格

 		Telecom IC
TSI578-10GCLY IDT

获取价格

 		Telecom IC, PBGA675
TSI578-10GCLYZ IDT

获取价格

 		Telecom IC, PBGA675
TSI578-10GCLZ IDT

获取价格

 		Telecom IC, PBGA675
TSI578-10GILYZ IDT

获取价格

 		Telecom IC, PBGA675,
TSI578-10GILZ IDT

获取价格

 		Telecom IC, PBGA675
TSI62B1 STMICROELECTRONICS

获取价格

 		TERMINAL SET INTERFACE PROTECTION AND DIODE BRIDGE
TSI62B1RL STMICROELECTRONICS

获取价格

 		TELECOM, SURGE PROTECTION CIRCUIT, PDSO8, SO-8
TSI721 RENESAS

获取价格

 		RapidIO Bridge
TSI-8 AGERE

获取价格

 		8K x 8K Time-Slot Interchanger

与TSI576-10GILY相关文章

您还可以找


热门产品
PCB打样/小批量
铝基板
BOM智能配单
PCBA制造
钣金
精密CNC
模具注塑
薄膜开关
精选活动
PCBA打样特惠
四六层板品质升级
铝基板品质升级
一体化电子制造
DFM下载
服务支持
企业认证
产品展示
工厂展示
工艺能力
积分商城
关于捷配
捷配简介
企业文化
公司动态
人才招聘
联系我们
帮助中心
下单流程
付款流程
开票流程
常见问题
全球PCB制造服务专线 400-613-0088

工作时间：9:00-21:00

CEO邮箱：ceo@jiepei.com

投诉邮箱：tousu@jiepei.com

捷配网-微信公众号 微信公众号
捷配网-微信公众号 抖音公众号
资质认证：
合作快递：
支付方式：
Copyright © 2024 Jiepei.com Inc. All Rights Reserved. 版权所有:杭州捷配信息科技有限公司 浙公网安备 33010502006866号 浙ICP备10014259号-119 营业执照ICP证